Lerking/OSACA
1
0
Fork 0
mirror of https://github.com/RRZE-HPC/OSACA.git synced 2026-01-06 19:20:07 +01:00
Code Issues Packages Projects Releases Wiki Activity

updates

Browse Source
This commit is contained in:
JanLJL
2022-04-07 10:39:12 +02:00
parent 5748b2987b
commit 467f212fa3
3 changed files with 35 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files

10
osaca/data/csx.yml
View File

@@ -3412,6 +3412,16 @@ instruction_forms:
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VPBROADCASTD # JH: assumed from SKX
operands:
- class: register
name: gpr
- class: register
name: ymm
latency: 3
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VPBROADCASTD # JH: assumed from SKX
operands:
- class: register

12
osaca/data/icl.yml
View File

@@ -108,7 +108,7 @@ instruction_forms:
##########################################
# assume all register mov's 0 for now
# TODO add mov instructions
- name: [vmovupd, vmovups, movupd, movups, movapd, vmovapd, movsd, vmovsd, movss, vmovss, movzb, movzx, movz]
- name: [vmovupd, vmovups, movupd, movups, movapd, movaps, vmovapd, movsd, vmovsd, movss, vmovss, movzb, movzx, movz]
operands:
- class: register
name: '*'
@@ -118,6 +118,16 @@ instruction_forms:
port_pressure: []
throughput: 0.0
uops: 0
- name: mov # ./generate_mov_entries.py csx
operands: # ./generate_mov_entries.py csx
- class: register # ./generate_mov_entries.py csx
name: gpr # ./generate_mov_entries.py csx
- class: register # ./generate_mov_entries.py csx
name: gpr # ./generate_mov_entries.py csx
latency: 1 # ./generate_mov_entries.py csx
port_pressure: [[1, '0156']] # ./generate_mov_entries.py csx
throughput: 0.25 # ./generate_mov_entries.py csx
uops: 1 # ./generate_mov_entries.py csx
##########################################
- name: ADCX # model_importer.py instructions.xml ICL
operands: # model_importer.py instructions.xml ICL

18
osaca/data/isa/x86.yml
View File

@@ -172,26 +172,36 @@ instruction_forms:
name: "CF"
source: false
destination: true
- name: divsd
operands:
- class: "register"
name: "xmm"
source: true
destination: false
- class: "register"
name: "xmm"
source: true
destination: true
- name: addsd
operands:
- class: "register"
name: "xmm"
source: true
destination: true
destination: false
- class: "register"
name: "xmm"
source: true
destination: false
destination: true
- name: [addss, addps, addpd]
operands:
- class: "register"
name: "xmm"
source: true
destination: true
destination: false
- class: "register"
name: "xmm"
source: true
destination: false
destination: true
- name: [addsubps, addsubpd]
operands:
- class: "register"