Fixed uarch table layout

This commit is contained in:
Jan
2024-05-02 23:06:12 +02:00
committed by GitHub
parent 2286da45b7
commit 5071d63b9a

View File

@@ -142,57 +142,57 @@ Supported microarchitectures
----------------------------- -----------------------------
**x86 CPUs** **x86 CPUs**
+----------+----------------+------------+ +----------+-----------------+------------+
| Designer | Model/microarch| OSACA flag | | Designer | Model/microarch | OSACA flag |
+==========+================+============+ +==========+=================+============+
| | | Sandy Bridge | ``SNB`` | | Intel | Sandy Bridge | ``SNB`` |
| | +----------------+------------+ +----------+-----------------+------------+
| | | Ivy Bridge | ``IVB`` | | Intel | Ivy Bridge | ``IVB`` |
| | +----------------+------------+ +----------+-----------------+------------+
| | | Haswell | ``HSW`` | | Intel | Haswell | ``HSW`` |
| | +----------------+------------+ +----------+-----------------+------------+
| | | Broadwell | ``BDW`` | | Intel | Broadwell | ``BDW`` |
| | +----------------+------------+ +----------+-----------------+------------+
| | | Skylake-X | ``SKX`` | | Intel | Skylake-X | ``SKX`` |
| | Intel +----------------+------------+ +----------+-----------------+------------+
| | | Cascadelake-X | ``CSX`` | | Intel | Cascadelake-X | ``CSX`` |
| | +----------------+------------+ +----------+-----------------+------------+
| | | Icelake client | ``ICL`` | | Intel | Icelake client | ``ICL`` |
| | +----------------+------------+ +----------+-----------------+------------+
| | | Icelake server | ``ICX`` | | Intel | Icelake server | ``ICX`` |
| | +----------------+------------+ +----------+-----------------+------------+
| | | Sapphire Rapids| ``SPR`` | | Intel | Sapphire Rapids | ``SPR`` |
+----------+----------------+------------+ +----------+-----------------+------------+
| | | Naples / Zen 1 | ``ZEN1`` | | AMD | Naples / Zen 1 | ``ZEN1`` |
| | +----------------+------------+ +----------+-----------------+------------+
| | AMD | Rome / Zen 2 | ``ZEN2`` | | AMD | Rome / Zen 2 | ``ZEN2`` |
| | +----------------+------------+ +----------+-----------------+------------+
| | | Milan / Zen 3 | ``ZEN3`` | | AMD | Milan / Zen 3 | ``ZEN3`` |
+----------+----------------+------------+ +----------+-----------------+------------+
**ARM AArch64 CPUs** **ARM AArch64 CPUs**
+-----------+-------------------+-------------+ +-----------+-------------------+-------------+
| Designer | Model/microarch | OSACA flag | | Designer | Model/microarch | OSACA flag |
+===========+===================+=============+ +===========+===================+=============+
| | | Cortex-A72 | ``A72`` | | ARM | Cortex-A72 | ``A72`` |
| | +-------------------+-------------+
| | ARM | Neoverse N1 | ``N1`` |
| | +-------------------+-------------+
| | | Neoverse V2 | ``V2`` |
+-----------+-------------------+-------------+ +-----------+-------------------+-------------+
| Marvell | ThunderX2 | ``TX2`` | | ARM | Neoverse N1 | ``N1`` |
+-----------+-------------------+-------------+ +-----------+-------------------+-------------+
| Fujitsu | FX700/A64FX | ``A64FX`` | | ARM | Neoverse V2 | ``V2`` |
+-----------+-------------------+-------------+ +-----------+-------------------+-------------+
| HiSilicon | TaiShan v110 | ``TSV110`` | | Marvell | ThunderX2 | ``TX2`` |
+-----------+-------------------+-------------+ +-----------+-------------------+-------------+
| Apple | M1-Firestorm | ``M1`` | | Fujitsu | FX700/A64FX | ``A64FX`` |
+-----------+-------------------+-------------+ +-----------+-------------------+-------------+
| NVIDIA | Neoverse V2/Grace | ``V2`` | | HiSilicon | TaiShan v110 | ``TSV110`` |
+-----------+-------------------+-------------+
| Apple | M1-Firestorm | ``M1`` |
+-----------+-------------------+-------------+
| NVIDIA | Neoverse V2/Grace | ``V2`` |
+-----------+-------------------+-------------+ +-----------+-------------------+-------------+
______________________ ----
Hereinafter OSACA's scope of function will be described. Hereinafter OSACA's scope of function will be described.