mirror of
https://github.com/RRZE-HPC/OSACA.git
synced 2026-01-07 19:50:09 +01:00
moved frontend tests to test_frontend.py
This commit is contained in:
@@ -110,10 +110,6 @@ class TestSemanticTools(unittest.TestCase):
|
||||
self.assertEqual(len(list(dg.get_dependent_instruction_forms(line_number=6))), 0)
|
||||
self.assertEqual(len(list(dg.get_dependent_instruction_forms(line_number=7))), 0)
|
||||
|
||||
fe = Frontend(arch='CSL')
|
||||
fe.print_throughput_analysis(self.kernel_x86)
|
||||
fe.print_latency_analysis(dg.get_critical_path())
|
||||
|
||||
def test_kernelDG_AArch64(self):
|
||||
dg = KernelDG(self.kernel_AArch64, self.parser_AArch64, self.machine_model_tx2)
|
||||
self.assertTrue(nx.algorithms.dag.is_directed_acyclic_graph(dg.dg))
|
||||
@@ -136,10 +132,6 @@ class TestSemanticTools(unittest.TestCase):
|
||||
self.assertEqual(len(list(dg.get_dependent_instruction_forms(line_number=18))), 0)
|
||||
self.assertEqual(len(list(dg.get_dependent_instruction_forms(line_number=19))), 0)
|
||||
|
||||
fe = Frontend(arch='vulcan')
|
||||
fe.print_throughput_analysis(self.kernel_AArch64)
|
||||
fe.print_latency_analysis(dg.get_critical_path())
|
||||
|
||||
def test_is_read_is_written_x86(self):
|
||||
# independent form HW model
|
||||
dag = KernelDG(self.kernel_x86, self.parser_x86, None)
|
||||
|
||||
Reference in New Issue
Block a user