Lerking/OSACA
1
0
Fork 0
mirror of https://github.com/RRZE-HPC/OSACA.git synced 2026-01-06 19:20:07 +01:00
Code Issues Packages Projects Releases Wiki Activity

changed data for register renaming

Browse Source
This commit is contained in:
JanLJL
2021-11-29 18:39:37 +01:00
parent 37cc10edde
commit ea0576e8ce
1 changed files with 40 additions and 10 deletions
Download Patch File Download Diff File Expand all files Collapse all files

50
osaca/data/tsv110.yml
View File

@@ -216,16 +216,46 @@ instruction_forms:
port_pressure: ~
throughput: 1.0
uops: ~
- name: mov
operands:
- class: register
prefix: w
- class: register
prefix: w
latency: 0.0
port_pressure: []
throughput: 0.0
uops: 0
- name: mov
operands:
- class: register
prefix: x
- class: register
prefix: x
latency: ~
port_pressure: ~
throughput: 0.33333
uops: ~
latency: 0.0
port_pressure: []
throughput: 0.0
uops: 0
- name: mov
operands:
- class: register
prefix: d
- class: register
prefix: d
latency: 0.0
port_pressure: []
throughput: 0.0
uops: 0
- name: mov
operands:
- class: register
prefix: q
- class: register
prefix: q
latency: 0.0
port_pressure: []
throughput: 0.0
uops: 0
- name: sub
operands:
- class: register
@@ -403,14 +433,14 @@ instruction_forms:
operands:
- class: register
prefix: v
shape: b
shape: '*'
- class: register
prefix: v
shape: b
latency: ~
port_pressure: ~
throughput: 0.5
uops: ~
shape: '*'
latency: 0.0
port_pressure: []
throughput: 0.0
uops: 0
- name: cmp
operands:
- class: register