mirror of
https://github.com/RRZE-HPC/OSACA.git
synced 2025-12-15 16:40:05 +01:00
074118dee0
- Modified RISC-V parser to use x-register names instead of ABI names - Added new vector instructions (vsetvli, vle8.v, vse8.v, vfmacc.vv, vfmul.vf) - Added floating point instructions (fmul.d) - Added unconditional jump instruction (j) - Updated tests to match new register naming convention - Added new RISC-V example files - Updated .gitignore to exclude test environment and old examples
13 lines
203 B
ArmAsm
13 lines
203 B
ArmAsm
add_riscv:
|
|
.L3:
|
|
vsetvli a5,a3,e64,m1,ta,ma
|
|
vle64.v v2,0(a1)
|
|
vle64.v v1,0(a2)
|
|
slli a4,a5,3
|
|
sub a3,a3,a5
|
|
add a1,a1,a4
|
|
add a2,a2,a4
|
|
vfadd.vv v1,v1,v2
|
|
vse64.v v1,0(a0)
|
|
add a0,a0,a4
|
|
bne a3,zero,.L3 |