mirror of
https://github.com/RRZE-HPC/OSACA.git
synced 2026-01-04 18:20:09 +01:00
1ceac6e9f3
- Enhanced RISC-V parser to support reloc_type and symbol in ImmediateOperand. - Added missing attributes (reloc_type, symbol) to ImmediateOperand and updated __eq__ for backward compatibility. - Fixed all flake8 (E501, E265, F401, F841) and Black formatting issues across the codebase. - Improved docstrings and split long lines for better readability. - Fixed test failures related to ImmediateOperand instantiation and attribute errors. - Ensured all tests pass, including edge cases for RISC-V, x86, and AArch64. - Updated .gitignore and documentation as needed. - Renamed example files for consistency (rv6 -> rv64).
44 lines
681 B
ArmAsm
44 lines
681 B
ArmAsm
j2d_riscv:
|
|
.L5:
|
|
vsetvli a5,a7,e64,m1,ta,ma
|
|
vle64.v v4,0(t1)
|
|
vle64.v v1,0(a0)
|
|
vle64.v v3,0(t3)
|
|
vle64.v v2,0(a6)
|
|
slli a4,a5,3
|
|
sub a7,a7,a5
|
|
add t1,t1,a4
|
|
vfadd.vv v1,v1,v4
|
|
add a0,a0,a4
|
|
add t3,t3,a4
|
|
add a6,a6,a4
|
|
vfadd.vv v1,v1,v3
|
|
vfadd.vv v1,v1,v2
|
|
vfmul.vf v1,v1,fa4
|
|
vse64.v v1,0(a2)
|
|
add a2,a2,a4
|
|
bne a7,zero,.L5
|
|
addi t5,t5,1
|
|
addi a1,a1,8
|
|
addi t4,t4,8
|
|
bne t5,t0,.L4
|
|
.L7:
|
|
fld fa5,0(a0)
|
|
fld fa1,-16(a5)
|
|
fld fa2,0(a5)
|
|
fld fa3,0(a6)
|
|
fadd.d fa5,fa5,fa1
|
|
addi a5,a5,8
|
|
addi a0,a0,8
|
|
addi a6,a6,8
|
|
addi a2,a2,8
|
|
fadd.d fa5,fa5,fa2
|
|
fadd.d fa5,fa5,fa3
|
|
fmul.d fa5,fa5,fa4
|
|
fsd fa5,-8(a2)
|
|
bne a5,t1,.L7
|
|
addi t5,t5,1
|
|
addi a1,a1,8
|
|
addi t4,t4,8
|
|
bne t5,t0,.L4
|
|
j .L17 |