Files
OSACA/osaca/data/hsw.yml
2023-08-02 11:04:56 +02:00

15570 lines
609 KiB
YAML

osaca_version: 0.3.4
micro_architecture: Intel Haswell
arch_code: HSW
isa: x86
ROB_size: 192
retired_uOps_per_cycle: 4
scheduler_size: 60
hidden_loads: false
load_latency: {gpr: 4.0, mm: 4.0, xmm: 4.0, ymm: 4.0}
load_throughput:
- {base: gpr, offset: ~, index: ~, scale: 1, port_pressure: [[1, '23'], [1, ['2D', '3D']]]}
- {base: gpr, offset: ~, index: gpr, scale: 1, port_pressure: [[1, '23'], [1, ['2D', '3D']]]}
- {base: gpr, offset: ~, index: gpr, scale: 8, port_pressure: [[1, '23'], [1, ['2D', '3D']]]}
- {base: gpr, offset: imd, index: gpr, scale: 1, port_pressure: [[1, '23'], [1, ['2D', '3D']]]}
- {base: gpr, offset: imd, index: gpr, scale: 8, port_pressure: [[1, '23'], [1, ['2D', '3D']]]}
- {base: gpr, offset: imd, index: ~, scale: 1, port_pressure: [[1, '23'], [1, ['2D', '3D']]]}
- {base: ~, offset: imd, index: ~, scale: 1, port_pressure: [[1, '23'], [1, ['2D', '3D']]]}
- {base: ~, offset: ~, index: gpr, scale: 1, port_pressure: [[1, '23'], [1, ['2D', '3D']]]}
- {base: ~, offset: ~, index: gpr, scale: 8, port_pressure: [[1, '23'], [1, ['2D', '3D']]]}
- {base: ~, offset: imd, index: gpr, scale: 1, port_pressure: [[1, '23'], [1, ['2D', '3D']]]}
- {base: ~, offset: imd, index: gpr, scale: 8, port_pressure: [[1, '23'], [1, ['2D', '3D']]]}
load_throughput_default: [[1, '23'], [1, ['2D', '3D']]]
store_throughput:
- {base: '*', offset: '*', index: ~, scale: '*', port_pressure: [[1, '237'], [1, '4']]}
- {base: '*', offset: '*', index: gpr, scale: '*', port_pressure: [[1, '23'], [1, '4']]}
store_throughput_default: [[1, '23'], [1, '4']]
store_to_load_forward_latency: 5.0 # JH: minimum according to Agner Fog
ports: ['0', 0DV, '1', '2', '2D', '3', '3D', '4', '5', '6', '7']
port_model_scheme: |
+------------------------------------------------------------------------+
| 60 entry unified scheduler |
+------------------------------------------------------------------------+
0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
\/ \/ \/ \/ \/ \/ \/ \/
+-------+ +-------+ +-----+ +-----+ +-----+ +-------+ +--------+ +------+
| ALU | | ALU | | LD | | LD | | ST | | ALU | | ALU & | |SIMPLE|
+-------+ +-------+ +-----+ +-----+ +-----+ +-------+ | Shift | | AGU |
+-------+ +-------+ +-----+ +-----+ +-------+ +--------+ +------+
| 2ND | | Fast | | AGU | | AGU | | Fast | +--------+
| BRANCH| | LEA | +-----+ +-----+ | LEA | | BRANCH |
+-------+ +-------+ +-------+ +--------+
+-------+ +-------+ +-------+
|AVX DIV| |AVX FMA| | AVX |
+-------+ +-------+ | ALU |
+-------+ +-------+ +-------+
|AVX FMA| |AVX MUL|
+-------+ +-------+
+-------+ +-------+
|AVX MUL| |AVX ADD|
+-------+ +-------+
instruction_forms:
- name: LEA
operands:
- class: memory
base: gpr
offset: ~
index: ~
scale: 1
- class: register
name: gpr
latency: 1.0
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: LEA
operands:
- class: memory
base: gpr
offset: ~
index: gpr
scale: "*"
- class: register
name: gpr
latency: 1.0
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: LEA
operands:
- class: memory
base: gpr
offset: imd
index: gpr
scale: "*"
- class: register
name: gpr
latency: 3.0
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: LEA
operands:
- class: memory
base: gpr
offset: imd
index: ~
scale: 1
- class: register
name: gpr
latency: 1.0
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: LEA
operands:
- class: memory
base: ~
offset: imd
index: ~
scale: 1
- class: register
name: gpr
latency: 1.0
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: LEA
operands:
- class: memory
base: ~
offset: ~
index: gpr
scale: "*"
- class: register
name: gpr
latency: 1.0
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: LEA
operands:
- class: memory
base: ~
offset: imd
index: gpr
scale: "*"
- class: register
name: gpr
latency: 1.0
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: ADC
operands:
- class: immediate
imd: int
- class: register
name: gpr
latency: 2 # JH: measured
port_pressure: [[1, '0156'], [1, '06']] # uops.info
throughput: 1 # JH: measured on hasep1 with asmbench "adc \$1, {srcdst:i32:r}"
uops: 2
- name: ADC # copied from ADC imd reg
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 2
port_pressure: [[1, '0156'], [1, '06']] # uops.info
throughput: 1
uops: 2
- name: SLDT
operands:
- class: register
name: gpr
latency: ~
port_pressure: [[1, '0156'], [2, '06'], [1, '1']]
throughput: 1.25
uops: 5
- name: POPFW
operands: []
latency: ~
port_pressure: [[1, '23']]
throughput: 0.5
uops: 10
- name: CALL
operands:
- class: register
name: gpr
latency: ~
port_pressure: [[1, '237'], [1, '4']]
throughput: 1.0
uops: 3
- name: OUTSW
operands: []
latency: ~
port_pressure: [[8, '0'], [1, '01'], [4, '0156'], [22, '06'], [13, '1'], [1, '23'], [1, '237'], [1, '4'], [8, '5']]
throughput: 20.5
uops: 59
- name: OUTSB
operands: []
latency: ~
port_pressure: [[8, '0'], [1, '01'], [5, '0156'], [22, '06'], [12, '1'], [1, '15'], [1, '23'], [1, '237'], [1, '4'], [7,
'5']]
throughput: 20.75
uops: 59
- name: OUTSD
operands: []
latency: ~
port_pressure: [[7, '0'], [2, '01'], [4, '0156'], [23, '06'], [12, '1'], [1, '15'], [1, '23'], [1, '237'], [1, '4'], [7,
'5']]
throughput: 20.5
uops: 59
- name: JNLE
operands:
- class: identifier
latency: 0
port_pressure: []
throughput: 0.0
uops: 1
- name: WRMSR
operands: []
latency: ~
port_pressure: [[11, '0'], [57, '06'], [14, '1'], [13, '15'], [1, '4'], [12, '5']]
throughput: 39.5
uops: 108
- name: SCASW
operands: []
latency: ~
port_pressure: [[11, '0156'], [5, '06'], [1, '15'], [1, '23']]
throughput: 5.25
uops: 12
- name: SCASD
operands: []
latency: ~
port_pressure: [[11, '0156'], [5, '06'], [1, '15'], [1, '23']]
throughput: 5.25
uops: 12
- name: SCASB
operands: []
latency: ~
port_pressure: [[11, '0156'], [5, '06'], [1, '15'], [1, '23']]
throughput: 5.25
uops: 12
- name: SCASB
operands: []
latency: ~
port_pressure: [[11, '0156'], [5, '06'], [1, '15'], [1, '23']]
throughput: 5.25
uops: 12
- name: JNE
operands:
- class: identifier
latency: 0
port_pressure: []
throughput: 0.0
uops: 1
- name: JNS
operands:
- class: identifier
latency: 0
port_pressure: []
throughput: 0.0
uops: 1
- name: JL
operands:
- class: identifier
latency: 0
port_pressure: []
throughput: 0.0
uops: 1
- name: JNP
operands:
- class: identifier
latency: 0
port_pressure: []
throughput: 0.0
uops: 1
- name: JNZ
operands:
- class: identifier
latency: 0
port_pressure: []
throughput: 0.5
uops: 1
- name: JNB
operands:
- class: identifier
latency: 0
port_pressure: []
throughput: 0.0
uops: 1
- name: JNO
operands:
- class: identifier
latency: 0
port_pressure: []
throughput: 0.0
uops: 1
- name: JNL
operands:
- class: identifier
latency: 0
port_pressure: []
throughput: 0.0
uops: 1
- name: CMC
operands: []
latency: 1
port_pressure: [[1, '0156']]
throughput: 0.25
uops: 1
- name: CMP
operands:
- class: immediate
imd: int
- class: register
name: gpr
latency: 1
port_pressure: [[1, '0156']]
throughput: 0.25
uops: 1
- name: CMP
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '0156']]
throughput: 0.25
uops: 1
- name: CMP
operands:
- class: immediate
imd: int
- class: register
name: gpr
latency: 1
port_pressure: [[1, '0156']]
throughput: 0.25
uops: 1
- name: LAHF
operands: []
latency: 0
port_pressure: [[1, '0156']]
throughput: 0.25
uops: 1
- name: CBW
operands: []
latency: 1
port_pressure: [[1, '0156']]
throughput: 0.25
uops: 1
- name: NOT
operands:
- class: register
name: gpr
latency: 1
port_pressure: [[1, '0156']]
throughput: 0.25
uops: 1
- name: NOT
operands:
- class: register
name: gpr
latency: 1
port_pressure: [[1, '0156']]
throughput: 0.25
uops: 1
- name: NOP
operands: []
latency: ~
port_pressure: [[1, '0156']]
throughput: 0.25
uops: 1
- name: INC
operands:
- class: register
name: gpr
latency: 1
port_pressure: [[1, '0156']]
throughput: 0.25
uops: 1
- name: INC
operands:
- class: register
name: gpr
latency: 1
port_pressure: [[1, '0156']]
throughput: 0.25
uops: 1
- name: CMPSW
operands: []
latency: 4
port_pressure: [[3, '0156'], [2, '23']]
throughput: 1.0
uops: 5
- name: CMPSB
operands: []
latency: 4
port_pressure: [[3, '0156'], [2, '23']]
throughput: 1.0
uops: 5
- name: CMPSD
operands: []
latency: 4
port_pressure: [[3, '0156'], [2, '23']]
throughput: 1.0
uops: 5
- name: SETB
operands:
- class: register
name: gpr
latency: 1
port_pressure: [[1, '06']]
throughput: 0.5
uops: 1
- name: SETB
operands:
- class: register
name: gpr
latency: 1
port_pressure: [[1, '06']]
throughput: 0.5
uops: 1
- name: SETL
operands:
- class: register
name: gpr
latency: 1
port_pressure: [[1, '06']]
throughput: 0.5
uops: 1
- name: SETL
operands:
- class: register
name: gpr
latency: 1
port_pressure: [[1, '06']]
throughput: 0.5
uops: 1
- name: SETO
operands:
- class: register
name: gpr
latency: 1
port_pressure: [[1, '06']]
throughput: 0.5
uops: 1
- name: SETO
operands:
- class: register
name: gpr
latency: 1
port_pressure: [[1, '06']]
throughput: 0.5
uops: 1
- name: BSR
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: SETP
operands:
- class: register
name: gpr
latency: 1
port_pressure: [[1, '06']]
throughput: 0.5
uops: 1
- name: SETP
operands:
- class: register
name: gpr
latency: 1
port_pressure: [[1, '06']]
throughput: 0.5
uops: 1
- name: OUT
operands:
- class: register
name: gpr
- class: immediate
imd: int
latency: ~
port_pressure: [[9, '0156'], [9, '06'], [2, '23'], [1, '237'], [1, '4'], [1, '5']]
throughput: 6.75
uops: 56
- name: OUT
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: ~
port_pressure: [[9, '0156'], [9, '06'], [2, '23'], [1, '237'], [1, '4'], [1, '5']]
throughput: 6.75
uops: 55
- name: LODSB
operands: []
latency: ~
port_pressure: [[2, '0156'], [1, '23']]
throughput: 0.5
uops: 3
- name: LODSW
operands: []
latency: ~
port_pressure: [[2, '0156'], [1, '23']]
throughput: 0.5
uops: 3
- name: LODSD
operands: []
latency: ~
port_pressure: [[1, '0156'], [1, '23']]
throughput: 0.5
uops: 2
- name: JNBE
operands:
- class: identifier
latency: 0
port_pressure: []
throughput: 0.0
uops: 1
- name: STD
operands: []
latency: ~
port_pressure: [[5, '0156'], [1, '06']]
throughput: 1.75
uops: 3
- name: STOSD
operands: []
latency: 0
port_pressure: [[1, '0156'], [1, '237'], [1, '4']]
throughput: 1.0
uops: 3
- name: xadd
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 3
port_pressure: [[3, '0156']]
throughput: 0.75
uops: 3
- name: XOR
operands:
- class: immediate
imd: int
- class: register
name: gpr
latency: 1
port_pressure: [[1, '0156']]
throughput: 0.25
uops: 1
- name: XOR
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '0156']]
throughput: 0.25
uops: 1
- name: XOR
operands:
- class: immediate
imd: int
- class: register
name: gpr
latency: 1
port_pressure: [[1, '0156']]
throughput: 0.25
uops: 1
- name: SAR
operands:
- class: immediate
imd: int
- class: register
name: gpr
latency: 1
port_pressure: [[1, '06']]
throughput: 0.5
uops: 1
- name: SAR
operands:
- class: immediate
imd: int
- class: register
name: gpr
latency: 1
port_pressure: [[1, '06']]
throughput: 0.5
uops: 1
- name: STC
operands: []
latency: ~
port_pressure: [[1, '0156']]
throughput: 0.25
uops: 1
- name: STI
operands: []
latency: ~
port_pressure: [[1, '0156'], [4, '06'], [1, '1']]
throughput: 2.25
uops: 6
- name: STR
operands:
- class: register
name: gpr
latency: ~
port_pressure: [[2, '06'], [1, '1']]
throughput: 1.0
uops: 5
- name: STOSB
operands: []
latency: 0
port_pressure: [[1, '0156'], [1, '237'], [1, '4']]
throughput: 1.0
uops: 3
- name: LODSW
operands: []
latency: ~
port_pressure: [[2, '0156'], [1, '23']]
throughput: 0.5
uops: 10
- name: LODSW
operands: []
latency: ~
port_pressure: [[2, '0156'], [1, '23']]
throughput: 0.5
uops: 10
- name: RDMSR
operands: []
latency: ~
port_pressure: [[1, '0'], [7, '01'], [6, '015'], [37, '06'], [5, '1'], [6, '15'], [3, '5']]
throughput: 25.0
uops: 65
- name: LODSB
operands: []
latency: ~
port_pressure: [[2, '0156'], [1, '23']]
throughput: 0.5
uops: 10
- name: LODSB
operands: []
latency: ~
port_pressure: [[2, '0156'], [1, '23']]
throughput: 0.5
uops: 10
- name: LODSB
operands: []
latency: ~
port_pressure: [[2, '0156'], [1, '23']]
throughput: 0.5
uops: 10
- name: LODSB
operands: []
latency: ~
port_pressure: [[2, '0156'], [1, '23']]
throughput: 0.5
uops: 10
- name: LODSD
operands: []
latency: ~
port_pressure: [[1, '0156'], [1, '23']]
throughput: 0.5
uops: 10
- name: LODSD
operands: []
latency: ~
port_pressure: [[1, '0156'], [1, '23']]
throughput: 0.5
uops: 10
- name: IDIV
operands:
- class: register
name: gpr
latency: 24
port_pressure: [[2, '0'], [3, '0156'], [2, '1'], [2, '5']]
throughput: 2.75
uops: 9
- name: IDIV
operands:
- class: register
name: gpr
latency: 24
port_pressure: [[2, '0'], [3, '0156'], [2, '1'], [2, '5']]
throughput: 2.75
uops: 9
- name: CMPSB
operands: []
latency: ~
port_pressure: [[3, '0156'], [2, '23']]
throughput: 1.0
uops: 12
- name: CMPSB
operands: []
latency: ~
port_pressure: [[3, '0156'], [2, '23']]
throughput: 1.0
uops: 12
- name: CMPSD
operands: []
latency: ~
port_pressure: [[3, '0156'], [2, '23']]
throughput: 1.0
uops: 12
- name: SETS
operands:
- class: register
name: gpr
latency: 1
port_pressure: [[1, '06']]
throughput: 0.5
uops: 1
- name: SETS
operands:
- class: register
name: gpr
latency: 1
port_pressure: [[1, '06']]
throughput: 0.5
uops: 1
- name: SHR
operands:
- class: immediate
imd: int
- class: register
name: gpr
latency: 1
port_pressure: [[1, '06']]
throughput: 0.5
uops: 1
- name: SHR
operands:
- class: immediate
imd: int
- class: register
name: gpr
latency: 1
port_pressure: [[1, '06']]
throughput: 0.5
uops: 1
- name: SHL
operands:
- class: immediate
imd: int
- class: register
name: gpr
latency: 1
port_pressure: [[1, '06']]
throughput: 0.5
uops: 1
- name: SHL
operands:
- class: immediate
imd: int
- class: register
name: gpr
latency: 1
port_pressure: [[1, '06']]
throughput: 0.5
uops: 1
- name: BTS
operands:
- class: immediate
imd: int
- class: register
name: gpr
latency: 1
port_pressure: [[1, '06']]
throughput: 0.5
uops: 1
- name: BTS
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '06']]
throughput: 0.5
uops: 1
- name: BTR
operands:
- class: immediate
imd: int
- class: register
name: gpr
latency: 1
port_pressure: [[1, '06']]
throughput: 0.5
uops: 1
- name: BTR
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '06']]
throughput: 0.5
uops: 1
- name: LOOP
operands:
- class: identifier
latency: 2
port_pressure: [[2, '0156'], [4, '06'], [1, '15']]
throughput: 2.5
uops: 8
- name: BTC
operands:
- class: immediate
imd: int
- class: register
name: gpr
latency: 1
port_pressure: [[1, '06']]
throughput: 0.5
uops: 1
- name: BTC
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '06']]
throughput: 0.5
uops: 1
- name: wait
operands: []
latency: 1
port_pressure: []
throughput: 1
uops: 0
- name: WBINVD
operands: []
latency: ~
port_pressure: [[138146, '0'], [272381, '06'], [182639, '1'], [235356, '4'], [56450, '5']]
throughput: 274336.5
uops: 884972
- name: JBE
operands:
- class: identifier
latency: 0
port_pressure: []
throughput: 0.0
uops: 1
- name: MUL
operands:
- class: register
name: gpr
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: MUL
operands:
- class: register
name: gpr
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: PUSH
operands:
- class: immediate
imd: int
latency: 5
port_pressure: [[1, '237'], [1, '4']]
throughput: 1.0
uops: 2
- name: PUSH
operands:
- class: register
name: gpr
latency: 5
port_pressure: [[1, '1'], [1, '237'], [1, '4']]
throughput: 1.0
uops: 3
- name: PUSHF
operands: []
latency: 7
port_pressure: [[1, '237'], [1, '4']]
throughput: 1.0
uops: 4
- name: SETNO
operands:
- class: register
name: gpr
latency: 1
port_pressure: [[1, '06']]
throughput: 0.5
uops: 1
- name: SETNO
operands:
- class: register
name: gpr
latency: 1
port_pressure: [[1, '06']]
throughput: 0.5
uops: 1
- name: SETNL
operands:
- class: register
name: gpr
latency: 1
port_pressure: [[1, '06']]
throughput: 0.5
uops: 1
- name: SETNL
operands:
- class: register
name: gpr
latency: 1
port_pressure: [[1, '06']]
throughput: 0.5
uops: 1
- name: CLI
operands: []
latency: ~
port_pressure: [[1, '1'], [2, '5']]
throughput: 2.0
uops: 3
- name: CLD
operands: []
latency: ~
port_pressure: [[2, '0156'], [1, '06']]
throughput: 1.0
uops: 3
- name: SETNB
operands:
- class: register
name: gpr
latency: 1
port_pressure: [[1, '06']]
throughput: 0.5
uops: 1
- name: SETNB
operands:
- class: register
name: gpr
latency: 1
port_pressure: [[1, '06']]
throughput: 0.5
uops: 1
- name: CLC
operands: []
latency: ~
port_pressure: [[1, '0156']]
throughput: 0.25
uops: 1
- name: SETNZ
operands:
- class: register
name: gpr
latency: 1
port_pressure: [[1, '06']]
throughput: 0.5
uops: 1
- name: SETNZ
operands:
- class: register
name: gpr
latency: 1
port_pressure: [[1, '06']]
throughput: 0.5
uops: 1
- name: SETNS
operands:
- class: register
name: gpr
latency: 1
port_pressure: [[1, '06']]
throughput: 0.5
uops: 1
- name: SETNS
operands:
- class: register
name: gpr
latency: 1
port_pressure: [[1, '06']]
throughput: 0.5
uops: 1
- name: SETNP
operands:
- class: register
name: gpr
latency: 1
port_pressure: [[1, '06']]
throughput: 0.5
uops: 1
- name: SETNP
operands:
- class: register
name: gpr
latency: 1
port_pressure: [[1, '06']]
throughput: 0.5
uops: 1
- name: LLDT
operands:
- class: register
name: gpr
latency: ~
port_pressure: [[1, '0156'], [7, '06'], [3, '1'], [1, '23'], [1, '237'], [1, '4']]
throughput: 3.75
uops: 14
- name: RET
operands:
- class: immediate
imd: int
latency: ~
port_pressure: [[1, '23']]
throughput: 0.5
uops: 5
- name: RET
operands: []
latency: ~
port_pressure: [[3, '06']]
throughput: 1.5
uops: 3
- name: SETNBE
operands:
- class: register
name: gpr
latency: 2
port_pressure: [[1, '0156'], [1, '06']]
throughput: 0.75
uops: 2
- name: SETNBE
operands:
- class: register
name: gpr
latency: 2
port_pressure: [[1, '0156'], [1, '06']]
throughput: 0.75
uops: 2
- name: INSW
operands: []
latency: ~
port_pressure: [[4, '0'], [3, '015'], [3, '0156'], [18, '06'], [10, '1'], [1, '15'], [5, '5']]
throughput: 14.75
uops: 44
- name: INSW
operands: []
latency: ~
port_pressure: [[4, '0'], [3, '015'], [3, '0156'], [18, '06'], [10, '1'], [1, '15'], [5, '5']]
throughput: 14.75
uops: 44
- name: INSB
operands: []
latency: ~
port_pressure: [[5, '0'], [2, '015'], [4, '0156'], [17, '06'], [10, '1'], [1, '15'], [5, '5']]
throughput: 15.166666666666668
uops: 44
- name: INSB
operands: []
latency: ~
port_pressure: [[5, '0'], [2, '015'], [4, '0156'], [17, '06'], [10, '1'], [1, '15'], [5, '5']]
throughput: 15.166666666666668
uops: 44
- name: INSB
operands: []
latency: ~
port_pressure: [[5, '0'], [2, '015'], [4, '0156'], [17, '06'], [10, '1'], [1, '15'], [5, '5']]
throughput: 15.166666666666668
uops: 44
- name: INSB
operands: []
latency: ~
port_pressure: [[5, '0'], [2, '015'], [4, '0156'], [17, '06'], [10, '1'], [1, '15'], [5, '5']]
throughput: 15.166666666666668
uops: 44
- name: INSD
operands: []
latency: ~
port_pressure: [[4, '0'], [3, '015'], [4, '0156'], [17, '06'], [10, '1'], [1, '15'], [5, '5']]
throughput: 14.5
uops: 44
- name: INSD
operands: []
latency: ~
port_pressure: [[4, '0'], [3, '015'], [4, '0156'], [17, '06'], [10, '1'], [1, '15'], [5, '5']]
throughput: 14.5
uops: 44
- name: INSD
operands: []
latency: ~
port_pressure: [[4, '0'], [3, '015'], [4, '0156'], [17, '06'], [10, '1'], [1, '15'], [5, '5']]
throughput: 14.5
uops: 44
- name: INSD
operands: []
latency: ~
port_pressure: [[4, '0'], [3, '015'], [4, '0156'], [17, '06'], [10, '1'], [1, '15'], [5, '5']]
throughput: 14.5
uops: 44
- name: STOSD
operands: []
latency: ~
port_pressure: [[1, '0156'], [1, '237'], [1, '4']]
throughput: 1.0
uops: 65
- name: STOSD
operands: []
latency: ~
port_pressure: [[1, '0156'], [1, '237'], [1, '4']]
throughput: 1.0
uops: 65
- name: VERR
operands:
- class: register
name: gpr
latency: 60
port_pressure: [[2, '0'], [3, '06'], [5, '1'], [3, '5']]
throughput: 5.0
uops: 13
- name: STOSB
operands: []
latency: ~
port_pressure: [[1, '0156'], [1, '237'], [1, '4']]
throughput: 1.0
uops: 76
- name: STOSB
operands: []
latency: ~
port_pressure: [[1, '0156'], [1, '237'], [1, '4']]
throughput: 1.0
uops: 76
- name: STOSB
operands: []
latency: ~
port_pressure: [[1, '0156'], [1, '237'], [1, '4']]
throughput: 1.0
uops: 76
- name: STOSB
operands: []
latency: ~
port_pressure: [[1, '0156'], [1, '237'], [1, '4']]
throughput: 1.0
uops: 76
- name: STOSW
operands: []
latency: ~
port_pressure: [[1, '0156'], [1, '237'], [1, '4']]
throughput: 1.0
uops: 65
- name: STOSW
operands: []
latency: ~
port_pressure: [[1, '0156'], [1, '237'], [1, '4']]
throughput: 1.0
uops: 65
- name: CWD
operands: []
latency: 2
port_pressure: [[1, '0156'], [1, '06']]
throughput: 0.75
uops: 2
- name: TEST
operands:
- class: immediate
imd: int
- class: register
name: gpr
latency: 1
port_pressure: [[1, '0156']]
throughput: 0.25
uops: 1
- name: TEST
operands:
- class: immediate
imd: int
- class: register
name: gpr
latency: 1
port_pressure: [[1, '0156']]
throughput: 0.25
uops: 1
- name: TEST
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '0156']]
throughput: 0.25
uops: 1
- name: TEST
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '0156']]
throughput: 0.25
uops: 1
- name: JZ
operands:
- class: identifier
latency: 0
port_pressure: []
throughput: 0.0
uops: 1
- name: SCASW
operands: []
latency: 1
port_pressure: [[2, '0156'], [1, '23']]
throughput: 0.5
uops: 3
- name: JP
operands:
- class: identifier
latency: 0
port_pressure: []
throughput: 0.0
uops: 1
- name: JS
operands:
- class: identifier
latency: 0
port_pressure: []
throughput: 0.0
uops: 1
- name: JO
operands:
- class: identifier
latency: 0
port_pressure: []
throughput: 0.0
uops: 1
- name: SCASD
operands: []
latency: 1
port_pressure: [[2, '0156'], [1, '23']]
throughput: 0.5
uops: 3
- name: SCASB
operands: []
latency: 1
port_pressure: [[2, '0156'], [1, '23']]
throughput: 0.5
uops: 3
- name: JB
operands:
- class: identifier
latency: 0
port_pressure: []
throughput: 0.0
uops: 1
- name: RDPMC
operands: []
latency: ~
port_pressure: [[2, '01'], [10, '015'], [17, '06'], [1, '1'], [1, '15'], [3, '5']]
throughput: 12.833333333333334
uops: 34
- name: RETFW
operands:
- class: immediate
imd: int
latency: ~
port_pressure: [[1, '23']]
throughput: 0.5
uops: ~
- name: RETF
operands:
- class: immediate
imd: int
latency: ~
port_pressure: [[1, '23']]
throughput: 0.5
uops: ~
- name: RETFQ
operands:
- class: immediate
imd: int
latency: ~
port_pressure: [[1, '23']]
throughput: 0.5
uops: ~
- name: RETFW
operands: []
latency: ~
port_pressure: [[1, '23']]
throughput: 0.5
uops: ~
- name: RETF
operands: []
latency: ~
port_pressure: [[1, '23']]
throughput: 0.5
uops: ~
- name: RETFQ
operands: []
latency: ~
port_pressure: [[1, '23']]
throughput: 0.5
uops: ~
- name: ENTERW
operands:
- class: immediate
imd: int
- class: immediate
imd: int
latency: ~
port_pressure: [[3, '0156'], [1, '06'], [1, '1'], [1, '237'], [1, '4']]
throughput: 1.75
uops: 12
- name: ENTER
operands:
- class: immediate
imd: int
- class: immediate
imd: int
latency: ~
port_pressure: [[3, '0156'], [1, '06'], [1, '1'], [1, '237'], [1, '4']]
throughput: 1.75
uops: 12
- name: SCASB
operands: []
latency: ~
port_pressure: [[19, '0156'], [9, '06'], [1, '15'], [3, '23']]
throughput: 9.25
uops: 12
- name: SCASB
operands: []
latency: ~
port_pressure: [[19, '0156'], [9, '06'], [1, '15'], [3, '23']]
throughput: 9.25
uops: 12
- name: SCASD
operands: []
latency: ~
port_pressure: [[2, '0156'], [1, '23']]
throughput: 0.5
uops: 12
- name: SCASW
operands: []
latency: ~
port_pressure: [[2, '0156'], [1, '23']]
throughput: 0.5
uops: 12
- name: LEAVEW
operands: []
latency: ~
port_pressure: [[1, '0156'], [1, '23']]
throughput: 0.5
uops: 4
- name: LEAVE
operands: []
latency: ~
port_pressure: [[1, '0156'], [1, '23']]
throughput: 0.5
uops: 3
- name: OUTSW
operands: []
latency: ~
port_pressure: [[4, '0'], [2, '015'], [5, '0156'], [16, '06'], [10, '1'], [6, '5']]
throughput: 13.916666666666668
uops: 43
- name: OUTSW
operands: []
latency: ~
port_pressure: [[4, '0'], [2, '015'], [5, '0156'], [16, '06'], [10, '1'], [6, '5']]
throughput: 13.916666666666668
uops: 43
- name: OUTSB
operands: []
latency: ~
port_pressure: [[4, '0'], [2, '015'], [5, '0156'], [16, '06'], [10, '1'], [1, '15'], [5, '5']]
throughput: 13.916666666666668
uops: 43
- name: OUTSB
operands: []
latency: ~
port_pressure: [[4, '0'], [2, '015'], [5, '0156'], [16, '06'], [10, '1'], [1, '15'], [5, '5']]
throughput: 13.916666666666668
uops: 43
- name: OUTSB
operands: []
latency: ~
port_pressure: [[4, '0'], [2, '015'], [5, '0156'], [16, '06'], [10, '1'], [1, '15'], [5, '5']]
throughput: 13.916666666666668
uops: 43
- name: OUTSB
operands: []
latency: ~
port_pressure: [[4, '0'], [2, '015'], [5, '0156'], [16, '06'], [10, '1'], [1, '15'], [5, '5']]
throughput: 13.916666666666668
uops: 43
- name: OUTSD
operands: []
latency: ~
port_pressure: [[4, '0'], [2, '015'], [4, '0156'], [17, '06'], [10, '1'], [1, '15'], [5, '5']]
throughput: 14.166666666666668
uops: 43
- name: OUTSD
operands: []
latency: ~
port_pressure: [[4, '0'], [2, '015'], [4, '0156'], [17, '06'], [10, '1'], [1, '15'], [5, '5']]
throughput: 14.166666666666668
uops: 43
- name: OUTSD
operands: []
latency: ~
port_pressure: [[4, '0'], [2, '015'], [4, '0156'], [17, '06'], [10, '1'], [1, '15'], [5, '5']]
throughput: 14.166666666666668
uops: 43
- name: OUTSD
operands: []
latency: ~
port_pressure: [[4, '0'], [2, '015'], [4, '0156'], [17, '06'], [10, '1'], [1, '15'], [5, '5']]
throughput: 14.166666666666668
uops: 43
- name: XLAT
operands: []
latency: ~
port_pressure: [[2, '0156'], [1, '23']]
throughput: 0.5
uops: 3
- name: SMSW
operands:
- class: register
name: gpr
latency: ~
port_pressure: [[1, '0156'], [2, '06'], [1, '5']]
throughput: 1.25
uops: 4
- name: AND
operands:
- class: immediate
imd: int
- class: register
name: gpr
latency: 1
port_pressure: [[1, '0156']]
throughput: 0.25
uops: 1
- name: AND
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '0156']]
throughput: 0.25
uops: 1
- name: AND
operands:
- class: immediate
imd: int
- class: register
name: gpr
latency: 1
port_pressure: [[1, '0156']]
throughput: 0.25
uops: 1
- name: JLE
operands:
- class: identifier
latency: 0
port_pressure: []
throughput: 0.0
uops: 1
- name: CPUID
operands: []
latency: ~
port_pressure: [[5, '0156'], [2, '06'], [1, '5']]
throughput: 2.25
uops: 53
- name: RDTSC
operands: []
latency: ~
port_pressure: [[5, '0156'], [2, '06'], [1, '5']]
throughput: 2.25
uops: 13
- name: CDQ
operands: []
latency: 1
port_pressure: [[1, '06']]
throughput: 0.5
uops: 1
- name: INSB
operands: []
latency: ~
port_pressure: [[2, '0156'], [2, '06'], [1, '23'], [1, '237'], [1, '4'], [1, '5']]
throughput: 1.5
uops: 61
- name: INSD
operands: []
latency: ~
port_pressure: [[2, '0156'], [2, '06'], [1, '23'], [1, '237'], [1, '4'], [1, '5']]
throughput: 1.5
uops: 61
- name: IMUL
operands:
- class: register
name: gpr
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: IMUL
operands:
- class: register
name: gpr
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: IMUL
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: RCR
operands:
- class: immediate
imd: int
- class: register
name: gpr
latency: 2
port_pressure: [[2, '0156'], [1, '06']]
throughput: 1.0
uops: 3
- name: RCR
operands:
- class: immediate
imd: int
- class: register
name: gpr
latency: 2
port_pressure: [[2, '0156'], [1, '06']]
throughput: 1.0
uops: 3
- name: RCL
operands:
- class: immediate
imd: int
- class: register
name: gpr
latency: 2
port_pressure: [[2, '0156'], [1, '06']]
throughput: 1.0
uops: 3
- name: RCL
operands:
- class: immediate
imd: int
- class: register
name: gpr
latency: 2
port_pressure: [[2, '0156'], [1, '06']]
throughput: 1.0
uops: 3
- name: INSW
operands: []
latency: ~
port_pressure: [[2, '0156'], [2, '06'], [1, '23'], [1, '237'], [1, '4'], [1, '5']]
throughput: 1.5
uops: 61
- name: STOSW
operands: []
latency: 0
port_pressure: [[1, '0156'], [1, '237'], [1, '4']]
throughput: 1.0
uops: 3
- name: IN
operands:
- class: immediate
imd: int
- class: register
name: gpr
latency: ~
port_pressure: [[10, '0156'], [9, '06'], [3, '23'], [1, '5']]
throughput: 7.0
uops: 62
- name: IN
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: ~
port_pressure: [[10, '0156'], [9, '06'], [3, '23'], [1, '5']]
throughput: 7.0
uops: 61
- name: BT
operands:
- class: immediate
imd: int
- class: register
name: gpr
latency: 1
port_pressure: [[1, '06']]
throughput: 0.5
uops: 1
- name: BT
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '06']]
throughput: 0.5
uops: 1
- name: POP
operands:
- class: register
name: gpr
latency: ~
port_pressure: [[1, '23']]
throughput: 0.5
uops: 1
- name: JRCXZ
operands:
- class: identifier
latency: ~
port_pressure: [[1, '0156'], [1, '06']]
throughput: 0.75
uops: 2
- name: SAHF
operands: []
latency: 0
port_pressure: [[1, '0156']]
throughput: 0.25
uops: 1
- name: LMSW
operands:
- class: register
name: gpr
latency: ~
port_pressure: [[3, '015'], [14, '06'], [1, '1'], [1, '23'], [2, '4'], [4, '5']]
throughput: 8.0
uops: 25
- name: CMPSD
operands: []
latency: ~
port_pressure: [[3, '0156'], [2, '23']]
throughput: 1.0
uops: 12
- name: OR
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '0156']]
throughput: 0.25
uops: 1
- name: OR
operands:
- class: immediate
imd: int
- class: register
name: gpr
latency: 1
port_pressure: [[1, '0156']]
throughput: 0.25
uops: 1
- name: CMPSB
operands: []
latency: ~
port_pressure: [[3, '0156'], [2, '23']]
throughput: 1.0
uops: 12
- name: CMPSB
operands: []
latency: ~
port_pressure: [[3, '0156'], [2, '23']]
throughput: 1.0
uops: 12
- name: CMPSW
operands: []
latency: ~
port_pressure: [[3, '0156'], [2, '23']]
throughput: 1.0
uops: 12
- name: CLTS
operands: []
latency: ~
port_pressure: [[4, '06'], [2, '5']]
throughput: 2.0
uops: 7
- name: CMPSW
operands: []
latency: ~
port_pressure: [[3, '0156'], [2, '23']]
throughput: 1.0
uops: 12
- name: ROL
operands:
- class: immediate
imd: int
- class: register
name: gpr
latency: 1
port_pressure: [[2, '06']]
throughput: 1.0
uops: 2
- name: ROL
operands:
- class: immediate
imd: int
- class: register
name: gpr
latency: 1
port_pressure: [[2, '06']]
throughput: 1.0
uops: 2
- name: VERW
operands:
- class: register
name: gpr
latency: 60
port_pressure: [[2, '0'], [3, '06'], [4, '1'], [4, '5']]
throughput: 4.0
uops: 13
- name: JMP
operands:
- class: register
name: gpr
latency: 0
port_pressure: []
throughput: 0.0
uops: 1
- name: JMP
operands:
- class: identifier
latency: 0
port_pressure: []
throughput: 0.0
uops: 1
- name: ROR
operands:
- class: immediate
imd: int
- class: register
name: gpr
latency: 1
port_pressure: [[2, '06']]
throughput: 1.0
uops: 2
- name: ROR
operands:
- class: immediate
imd: int
- class: register
name: gpr
latency: 1
port_pressure: [[2, '06']]
throughput: 1.0
uops: 2
- name: SETLE
operands:
- class: register
name: gpr
latency: 1
port_pressure: [[1, '06']]
throughput: 0.5
uops: 1
- name: SETLE
operands:
- class: register
name: gpr
latency: 1
port_pressure: [[1, '06']]
throughput: 0.5
uops: 1
- name: SUB
operands:
- class: immediate
imd: int
- class: register
name: gpr
latency: 1
port_pressure: [[1, '0156']]
throughput: 0.25
uops: 1
- name: SUB
operands:
- class: immediate
imd: int
- class: register
name: gpr
latency: 1
port_pressure: [[1, '0156']]
throughput: 0.25
uops: 1
- name: NEG
operands:
- class: register
name: gpr
latency: 1
port_pressure: [[1, '0156']]
throughput: 0.25
uops: 1
- name: NEG
operands:
- class: register
name: gpr
latency: 1
port_pressure: [[1, '0156']]
throughput: 0.25
uops: 1
- name: SETNLE
operands:
- class: register
name: gpr
latency: 1
port_pressure: [[1, '06']]
throughput: 0.5
uops: 1
- name: SETNLE
operands:
- class: register
name: gpr
latency: 1
port_pressure: [[1, '06']]
throughput: 0.5
uops: 1
- name: ADD
operands:
- class: immediate
imd: int
- class: register
name: gpr
latency: 1
port_pressure: [[1, '0156']]
throughput: 0.25
uops: 1
- name: ADD
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '0156']]
throughput: 0.25
uops: 1
- name: ADD
operands:
- class: immediate
imd: int
- class: register
name: gpr
latency: 1
port_pressure: [[1, '0156']]
throughput: 0.25
uops: 1
- name: [CWDE, CWTL]
operands: []
latency: 1
port_pressure: [[1, '0156']]
throughput: 0.25
uops: 1
- name: BSF
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: SETZ
operands:
- class: register
name: gpr
latency: 1
port_pressure: [[1, '06']]
throughput: 0.5
uops: 1
- name: SETZ
operands:
- class: register
name: gpr
latency: 1
port_pressure: [[1, '06']]
throughput: 0.5
uops: 1
- name: DEC
operands:
- class: register
name: gpr
latency: 1
port_pressure: [[1, '0156']]
throughput: 0.25
uops: 1
- name: DEC
operands:
- class: register
name: gpr
latency: 1
port_pressure: [[1, '0156']]
throughput: 0.25
uops: 1
- name: SETBE
operands:
- class: register
name: gpr
latency: 2
port_pressure: [[1, '0156'], [1, '06']]
throughput: 0.75
uops: 2
- name: SETBE
operands:
- class: register
name: gpr
latency: 2
port_pressure: [[1, '0156'], [1, '06']]
throughput: 0.75
uops: 2
- name: BSWAP
operands:
- class: register
name: gpr
latency: 2
port_pressure: [[1, '06'], [1, '15']]
throughput: 0.5
uops: 2
- name: UNPCKHPS
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: DIVPS
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 13
port_pressure: [[1, '0'], [7, [0DV]]]
throughput: 7.0
uops: 1
- name: ADDSS
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: CVTPI2PS
operands:
- class: register
name: gpr
- class: register
name: xmm
latency: 5
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: CMPSS
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: ANDNPS
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: CVTTSS2SI
operands:
- class: register
name: xmm
- class: register
name: gpr
latency: 4
port_pressure: [[1, '0'], [1, '1']]
throughput: 1.0
uops: 2
- name: ORPS
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: DIVSS
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 13
port_pressure: [[1, '0'], [7, [0DV]]]
throughput: 7.0
uops: 1
- name: RCPSS
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: SQRTSS
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 13
port_pressure: [[1, '0'], [7, [0DV]]]
throughput: 7.0
uops: 1
- name: SUBSS
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: cmpps
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: xmm
latency: 3.0 # JH: measured on phinally
port_pressure: [[1, '1']] # JH: according to uops.info
throughput: 1.0 # JH: measured on phinally
uops: 1
- name: cmpeqps # same as CMPPS xmm1, xmm2, 0
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 3.0 # JH: measured on phinally
port_pressure: [[1, '1']] # JH: according to uops.info
throughput: 1.0 # JH: measured on phinally
uops: 1
- name: cmpltps # same as CMPPS xmm1, xmm2, 1
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 3.0 # JH: measured on phinally
port_pressure: [[1, '1']] # JH: according to uops.info
throughput: 1.0 # JH: measured on phinally
uops: 1
- name: cmpleps # same as CMPPS xmm1, xmm2, 2
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 3.0 # JH: measured on phinally
port_pressure: [[1, '1']] # JH: according to uops.info
throughput: 1.0 # JH: measured on phinally
uops: 1
- name: cmpunordps # same as CMPPS xmm1, xmm2, 3
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 3.0 # JH: measured on phinally
port_pressure: [[1, '1']] # JH: according to uops.info
throughput: 1.0 # JH: measured on phinally
uops: 1
- name: cmpneqps # same as CMPPS xmm1, xmm2, 4
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 3.0 # JH: measured on phinally
port_pressure: [[1, '1']] # JH: according to uops.info
throughput: 1.0 # JH: measured on phinally
uops: 1
- name: cmpnltps # same as CMPPS xmm1, xmm2, 5
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 3.0 # JH: measured on phinally
port_pressure: [[1, '1']] # JH: according to uops.info
throughput: 1.0 # JH: measured on phinally
uops: 1
- name: cmpnleps # same as CMPPS xmm1, xmm2, 6
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 3.0 # JH: measured on phinally
port_pressure: [[1, '1']] # JH: according to uops.info
throughput: 1.0 # JH: measured on phinally
uops: 1
- name: cmpordps # same as CMPPS xmm1, xmm2, 7
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 3.0 # JH: measured on phinally
port_pressure: [[1, '1']] # JH: according to uops.info
throughput: 1.0 # JH: measured on phinally
uops: 1
- name: XORPS
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: SUBPS
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: SHUFPS
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: MINSS
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: ADDPS
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: CVTSI2SS
operands:
- class: register
name: gpr
- class: register
name: xmm
latency: 5
port_pressure: [[1, '1'], [2, '5']]
throughput: 2.0
uops: 3
- name: SFENCE
operands: []
latency: ~
port_pressure: [[1, '237'], [1, '4']]
throughput: 1.0
uops: 2
- name: RSQRTSS
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: UNPCKLPS
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: MULSS
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: SQRTPS
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 13
port_pressure: [[1, '0'], [7, [0DV]]]
throughput: 7.0
uops: 1
- name: CVTTPS2PI
operands:
- class: register
name: xmm
- class: register
name: gpr
latency: 5
port_pressure: [[1, '1'], [1, '5']]
throughput: 1.0
uops: 2
- name: RSQRTPS
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: MINPS
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: CVTPS2PI
operands:
- class: register
name: xmm
- class: register
name: gpr
latency: 5
port_pressure: [[1, '1'], [1, '5']]
throughput: 1.0
uops: 2
- name: MULPS
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: CVTSS2SI
operands:
- class: register
name: xmm
- class: register
name: gpr
latency: 4
port_pressure: [[1, '0'], [1, '1']]
throughput: 1.0
uops: 2
- name: ANDPS
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: MAXPS
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: COMISS
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: RCPPS
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: MAXSS
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: UCOMISS
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: UNPCKHPD
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: PUNPCKHDQ
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: CVTDQ2PD
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 4
port_pressure: [[1, '1'], [1, '5']]
throughput: 1.0
uops: 2
- name: CVTTPS2DQ
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: DIVPD
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 20
port_pressure: [[1, '0'], [14, [0DV]]]
throughput: 14.0
uops: 1
- name: PCMPGTW
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: PCMPGTB
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: PCMPGTD
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: CVTPI2PD
operands:
- class: register
name: gpr
- class: register
name: xmm
latency: 5
port_pressure: [[1, '1'], [1, '5']]
throughput: 1.0
uops: 2
- name: PACKUSWB
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: ANDNPD
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: PSLLDQ
operands:
- class: immediate
imd: int
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: PSUBD
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: UNPCKLPD
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: PSADBW
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: PADDUSW
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: PADDUSB
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: CVTPS2DQ
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: PACKSSDW
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: PMULLW
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: DIVSD
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 20
port_pressure: [[1, '0'], [14, [0DV]]]
throughput: 14.0
uops: 1
- name: PCMPEQW
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: PCMPEQB
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: PCMPEQD
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: PUNPCKLQDQ
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: PUNPCKLWD
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: PADDSW
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: ORPD
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: PXOR
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '015']]
throughput: 0.3333333333333333
uops: 1
- name: cmppd
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: xmm
latency: 3.0 # JH: measured on phinally
port_pressure: [[1, '1']] # JH: according to uops.info
throughput: 1.0 # JH: measured on phinally
uops: 1
- name: cmpeqpd # same as CMPPD xmm1, xmm2, 0
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 3.0 # JH: measured on phinally
port_pressure: [[1, '1']] # JH: according to uops.info
throughput: 1.0 # JH: measured on phinally
uops: 1
- name: cmpltpd # same as CMPPD xmm1, xmm2, 1
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 3.0 # JH: measured on phinally
port_pressure: [[1, '1']] # JH: according to uops.info
throughput: 1.0 # JH: measured on phinally
uops: 1
- name: cmplepd # same as CMPPD xmm1, xmm2, 2
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 3.0 # JH: measured on phinally
port_pressure: [[1, '1']] # JH: according to uops.info
throughput: 1.0 # JH: measured on phinally
uops: 1
- name: cmpunordpd # same as CMPPD xmm1, xmm2, 3
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 3.0 # JH: measured on phinally
port_pressure: [[1, '1']] # JH: according to uops.info
throughput: 1.0 # JH: measured on phinally
uops: 1
- name: cmpneqpd # same as CMPPD xmm1, xmm2, 4
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 3.0 # JH: measured on phinally
port_pressure: [[1, '1']] # JH: according to uops.info
throughput: 1.0 # JH: measured on phinally
uops: 1
- name: cmpnltpd # same as CMPPD xmm1, xmm2, 5
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 3.0 # JH: measured on phinally
port_pressure: [[1, '1']] # JH: according to uops.info
throughput: 1.0 # JH: measured on phinally
uops: 1
- name: cmpnlepd # same as CMPPD xmm1, xmm2, 6
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 3.0 # JH: measured on phinally
port_pressure: [[1, '1']] # JH: according to uops.info
throughput: 1.0 # JH: measured on phinally
uops: 1
- name: cmpordpd # same as CMPPD xmm1, xmm2, 7
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 3.0 # JH: measured on phinally
port_pressure: [[1, '1']] # JH: according to uops.info
throughput: 1.0 # JH: measured on phinally
uops: 1
- name: PSUBB
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: PSUBUSW
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: PSUBW
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: PADDW
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: PMAXSW
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: CVTPD2DQ
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 4
port_pressure: [[1, '1'], [1, '5']]
throughput: 1.0
uops: 2
- name: PADDD
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: PADDB
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: PSRLDQ
operands:
- class: immediate
imd: int
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: PADDQ
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: PADDQ
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: PUNPCKHQDQ
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: CMPSD
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: PMULHUW
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: MINSD
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: CVTTSD2SI
operands:
- class: register
name: xmm
- class: register
name: gpr
latency: 4
port_pressure: [[1, '0'], [1, '1']]
throughput: 1.0
uops: 2
- name: ADDPD
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: POR
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '015']]
throughput: 0.3333333333333333
uops: 1
- name: CVTSD2SS
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 4
port_pressure: [[1, '1'], [1, '5']]
throughput: 1.0
uops: 2
- name: PSLLD
operands:
- class: immediate
imd: int
- class: register
name: xmm
latency: 1
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: SQRTSD
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 20
port_pressure: [[1, '0'], [14, [0DV]]]
throughput: 14.0
uops: 1
- name: PSLLW
operands:
- class: immediate
imd: int
- class: register
name: xmm
latency: 1
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: CVTSI2SD
operands:
- class: register
name: gpr
- class: register
name: xmm
latency: 4
port_pressure: [[1, '1'], [1, '5']]
throughput: 1.0
uops: 2
- name: PSLLQ
operands:
- class: immediate
imd: int
- class: register
name: xmm
latency: 1
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: PSUBUSB
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: PUNPCKLDQ
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: MULSD
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: PANDN
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '015']]
throughput: 0.3333333333333333
uops: 1
- name: SHUFPD
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: SUBPD
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: SQRTPD
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 20
port_pressure: [[1, '0'], [14, [0DV]]]
throughput: 14.0
uops: 1
- name: ANDPD
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: PMULHW
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: PMINSW
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: CVTTPD2DQ
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 4
port_pressure: [[1, '1'], [1, '5']]
throughput: 1.0
uops: 2
- name: PSHUFD
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: CVTSS2SD
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 2
port_pressure: [[1, '0'], [1, '5']]
throughput: 1.0
uops: 2
- name: XORPD
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: MAXSD
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: MINPD
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: ADDSD
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: PSRLQ
operands:
- class: immediate
imd: int
- class: register
name: xmm
latency: 1
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: PSRLW
operands:
- class: immediate
imd: int
- class: register
name: xmm
latency: 1
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: PSRLD
operands:
- class: immediate
imd: int
- class: register
name: xmm
latency: 1
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: SUBSD
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: PADDSB
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: LFENCE
operands: []
latency: ~
port_pressure: [[2, '0156']]
throughput: 0.5
uops: 2
- name: CVTSD2SI
operands:
- class: register
name: xmm
- class: register
name: gpr
latency: 4
port_pressure: [[1, '0'], [1, '1']]
throughput: 1.0
uops: 2
- name: CVTPS2PD
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 2
port_pressure: [[1, '0'], [1, '5']]
throughput: 1.0
uops: 2
- name: MULPD
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: PSUBQ
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: PSUBQ
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: PUNPCKHBW
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: PMULUDQ
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 5
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: PMULUDQ
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: PMADDWD
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: PEXTRW
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: gpr
latency: 2
port_pressure: [[1, '0'], [1, '5']]
throughput: 1.0
uops: 2
- name: PAND
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '015']]
throughput: 0.3333333333333333
uops: 1
- name: CVTDQ2PS
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: PMAXUB
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: PUNPCKHWD
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: CVTPD2PS
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 4
port_pressure: [[1, '1'], [1, '5']]
throughput: 1.0
uops: 2
- name: CVTPD2PI
operands:
- class: register
name: xmm
- class: register
name: gpr
latency: 5
port_pressure: [[1, '1'], [1, '5']]
throughput: 1.0
uops: 2
- name: MFENCE
operands: []
latency: ~
port_pressure: [[2, '0156']]
throughput: 0.5
uops: 3
- name: PSHUFLW
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: MAXPD
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: PMINUB
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: PINSRW
operands:
- class: immediate
imd: int
- class: register
name: gpr
- class: register
name: xmm
latency: 2
port_pressure: [[2, '5']]
throughput: 2.0
uops: 2
- name: PSUBSW
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: PAVGW
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: PSUBSB
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: PAVGB
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: PSRAW
operands:
- class: immediate
imd: int
- class: register
name: xmm
latency: 1
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: COMISD
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: PSRAD
operands:
- class: immediate
imd: int
- class: register
name: xmm
latency: 1
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: PACKSSWB
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: PUNPCKLBW
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: UCOMISD
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: CVTTPD2PI
operands:
- class: register
name: xmm
- class: register
name: gpr
latency: 5
port_pressure: [[1, '1'], [1, '5']]
throughput: 1.0
uops: 2
- name: PSHUFHW
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: FCHS
operands: []
latency: ~
port_pressure: [[1, '0']]
throughput: 1.0
uops: ~
- name: FUCOM
operands: []
latency: ~
port_pressure: [[1, '1']]
throughput: 1.0
uops: ~
- name: FCOMI
operands: []
latency: ~
port_pressure: [[1, '0'], [1, '01'], [1, '1']]
throughput: 1.5
uops: ~
- name: FLDL2T
operands: []
latency: ~
port_pressure: [[1, '0'], [1, '1']]
throughput: 1.0
uops: ~
- name: FLDL2E
operands: []
latency: ~
port_pressure: [[1, '0'], [1, '1']]
throughput: 1.0
uops: ~
- name: FYL2X
operands: []
latency: ~
port_pressure: [[2, '0'], [2, '01'], [2, '0156'], [2, '06'], [3, '1']]
throughput: 4.5
uops: ~
- name: FCOMIP
operands: []
latency: ~
port_pressure: [[1, '0'], [1, '01'], [1, '1']]
throughput: 1.5
uops: ~
- name: FADDP
operands: []
latency: ~
port_pressure: [[1, '1']]
throughput: 1.0
uops: ~
- name: FXTRACT
operands: []
latency: ~
port_pressure: [[1, '01'], [2, '1']]
throughput: 2.5
uops: ~
- name: FCOMPP
operands: []
latency: ~
port_pressure: [[1, '01'], [1, '1']]
throughput: 1.5
uops: ~
- name: FYL2XP1
operands: []
latency: ~
port_pressure: [[1, '1']]
throughput: 1.0
uops: ~
- name: FRNDINT
operands: []
latency: ~
port_pressure: [[5, '0'], [2, '01'], [3, '0156'], [2, '06'], [5, '1'], [1, '5']]
throughput: 7.75
uops: ~
- name: FNCLEX
operands: []
latency: ~
port_pressure: [[4, '0156']]
throughput: 1.0
uops: ~
- name: FPTAN
operands: []
latency: ~
port_pressure: [[3, '0'], [2, '1']]
throughput: 3.0
uops: ~
- name: FCOS
operands: []
latency: ~
port_pressure: [[7, '0'], [4, '0156'], [3, '06'], [5, '1'], [2, '5']]
throughput: 9.5
uops: ~
- name: FSCALE
operands: []
latency: ~
port_pressure: [[1, '0'], [3, '0156'], [1, '06'], [2, '1']]
throughput: 2.75
uops: ~
- name: FXAM
operands: []
latency: ~
port_pressure: [[2, '1']]
throughput: 2.0
uops: ~
- name: FFREE
operands: []
latency: ~
port_pressure: [[1, '01']]
throughput: 0.5
uops: ~
- name: FPREM1
operands: []
latency: ~
port_pressure: [[1, '0'], [1, '1']]
throughput: 1.0
uops: ~
- name: FNINIT
operands: []
latency: ~
port_pressure: [[3, '01'], [6, '0156'], [6, '5']]
throughput: 7.5
uops: ~
- name: FNOP
operands: []
latency: ~
port_pressure: [[1, '01']]
throughput: 0.5
uops: ~
- name: FLDPI
operands: []
latency: ~
port_pressure: [[1, '0'], [1, '1']]
throughput: 1.0
uops: ~
- name: FNSTSW
operands: []
latency: ~
port_pressure: [[1, '0'], [1, '0156']]
throughput: 1.25
uops: ~
- name: FWAIT
operands: []
latency: ~
port_pressure: [[2, '0156']]
throughput: 0.5
uops: ~
- name: F2XM1
operands: []
latency: ~
port_pressure: [[3, '0'], [3, '0156'], [3, '06'], [3, '1']]
throughput: 5.25
uops: ~
- name: FPREM
operands: []
latency: ~
port_pressure: [[1, '0'], [2, '01'], [1, '0156'], [1, '1']]
throughput: 2.25
uops: ~
- name: FINCSTP
operands: []
latency: ~
port_pressure: [[1, '01']]
throughput: 0.5
uops: ~
- name: FTST
operands: []
latency: ~
port_pressure: [[1, '1']]
throughput: 1.0
uops: ~
- name: FPATAN
operands: []
latency: ~
port_pressure: [[25, '0'], [2, '01'], [10, '0156'], [5, '06'], [10, '1'], [3, '5']]
throughput: 31.0
uops: ~
- name: FABS
operands: []
latency: ~
port_pressure: [[1, '0']]
throughput: 1.0
uops: ~
- name: FSIN
operands: []
latency: ~
port_pressure: [[8, '0'], [3, '0156'], [4, '06'], [5, '1'], [2, '5']]
throughput: 10.75
uops: ~
- name: FLDLN2
operands: []
latency: ~
port_pressure: [[1, '0'], [1, '1']]
throughput: 1.0
uops: ~
- name: FXCH
operands: []
latency: ~
port_pressure: [[2, '0'], [2, '01'], [4, '0156'], [4, '06'], [1, '1'], [2, '5']]
throughput: 6.0
uops: ~
- name: FDECSTP
operands: []
latency: ~
port_pressure: [[2, '01']]
throughput: 1.0
uops: ~
- name: FLDLG2
operands: []
latency: ~
port_pressure: [[1, '0'], [1, '1']]
throughput: 1.0
uops: ~
- name: FLDZ
operands: []
latency: ~
port_pressure: [[1, '01']]
throughput: 0.5
uops: ~
- name: FUCOMPP
operands: []
latency: ~
port_pressure: [[1, '01'], [1, '1']]
throughput: 1.5
uops: ~
- name: FLD1
operands: []
latency: ~
port_pressure: [[1, '0'], [1, '01']]
throughput: 1.5
uops: ~
- name: FSINCOS
operands: []
latency: ~
port_pressure: [[2, '0'], [1, '01'], [3, '1']]
throughput: 3.5
uops: ~
- name: FUCOMIP
operands: []
latency: ~
port_pressure: [[1, '0'], [1, '01'], [1, '1']]
throughput: 1.5
uops: ~
- name: PUNPCKHDQ
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: PCMPGTW
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: PCMPGTB
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: PCMPGTD
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: PACKUSWB
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 2
port_pressure: [[1, '0156'], [2, '5']]
throughput: 2.25
uops: 3
- name: PSUBD
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: PSADBW
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 5
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: PADDUSW
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: PADDUSB
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: PACKSSDW
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 2
port_pressure: [[1, '0156'], [2, '5']]
throughput: 2.25
uops: 3
- name: PMULLW
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 5
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: PCMPEQW
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: PCMPEQB
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: PCMPEQD
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: PUNPCKLWD
operands:
- class: register
name: mm
- class: register
name: mm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: PADDSW
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: PXOR
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '015']]
throughput: 0.3333333333333333
uops: 1
- name: PSUBB
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: PSUBUSW
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: PSUBW
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: PADDW
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: PMAXSW
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: PADDD
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: PADDB
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: PMULHUW
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 5
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: POR
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '015']]
throughput: 0.3333333333333333
uops: 1
- name: PSLLD
operands:
- class: immediate
imd: int
- class: register
name: gpr
latency: 1
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: PSLLD
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: PSLLW
operands:
- class: immediate
imd: int
- class: register
name: gpr
latency: 1
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: PSLLW
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: PSLLQ
operands:
- class: immediate
imd: int
- class: register
name: gpr
latency: 1
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: PSLLQ
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: PSUBUSB
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: PUNPCKLDQ
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: PANDN
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '015']]
throughput: 0.3333333333333333
uops: 1
- name: PMULHW
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 5
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: PMINSW
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: PSHUFW
operands:
- class: immediate
imd: int
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: PSRLQ
operands:
- class: immediate
imd: int
- class: register
name: gpr
latency: 1
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: PSRLQ
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: PSRLW
operands:
- class: immediate
imd: int
- class: register
name: gpr
latency: 1
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: PSRLW
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: PSRLD
operands:
- class: immediate
imd: int
- class: register
name: gpr
latency: 1
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: PSRLD
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: PADDSB
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: EMMS
operands: []
latency: ~
port_pressure: [[8, '01'], [21, '015'], [1, '0156'], [1, '15']]
throughput: 11.75
uops: 31
- name: PUNPCKHBW
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: PMADDWD
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 5
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: PEXTRW
operands:
- class: immediate
imd: int
- class: register
name: gpr
- class: register
name: gpr
latency: 2
port_pressure: [[1, '0'], [1, '5']]
throughput: 1.0
uops: 2
- name: PAND
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '015']]
throughput: 0.3333333333333333
uops: 1
- name: PMAXUB
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: PUNPCKHWD
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: PMINUB
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: PINSRW
operands:
- class: immediate
imd: int
- class: register
name: gpr
- class: register
name: gpr
latency: 2
port_pressure: [[2, '5']]
throughput: 2.0
uops: 2
- name: PSUBSW
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: PAVGW
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: PSUBSB
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: PAVGB
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: PSRAW
operands:
- class: immediate
imd: int
- class: register
name: gpr
latency: 1
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: PSRAW
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: PSRAD
operands:
- class: immediate
imd: int
- class: register
name: gpr
latency: 1
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: PSRAD
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: PACKSSWB
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 2
port_pressure: [[1, '0156'], [2, '5']]
throughput: 2.25
uops: 3
- name: PUNPCKLBW
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: SCASQ
operands: []
latency: ~
port_pressure: [[11, '0156'], [5, '06'], [1, '15'], [1, '23']]
throughput: 5.25
uops: 12
- name: CMPSQ
operands: []
latency: 4
port_pressure: [[3, '0156'], [2, '23']]
throughput: 1.0
uops: 5
- name: LODSQ
operands: []
latency: ~
port_pressure: [[1, '0156'], [1, '23']]
throughput: 0.5
uops: 2
- name: [CDQE, CLTQ]
operands: []
latency: 1
port_pressure: [[1, '0156']]
throughput: 0.25
uops: 1
- name: LODSQ
operands: []
latency: ~
port_pressure: [[1, '0156'], [1, '23']]
throughput: 0.5
uops: 10
- name: LODSQ
operands: []
latency: ~
port_pressure: [[1, '0156'], [1, '23']]
throughput: 0.5
uops: 10
- name: SYSCALL
operands: []
latency: ~
port_pressure: [[1, '0156']]
throughput: 0.25
uops: ~
- name: CMPSQ
operands: []
latency: ~
port_pressure: [[3, '0156'], [2, '23']]
throughput: 1.0
uops: 12
- name: STOSQ
operands: []
latency: ~
port_pressure: [[1, '0156'], [1, '237'], [1, '4']]
throughput: 1.0
uops: 65
- name: STOSQ
operands: []
latency: ~
port_pressure: [[1, '0156'], [1, '237'], [1, '4']]
throughput: 1.0
uops: 65
- name: SCASQ
operands: []
latency: 1
port_pressure: [[2, '0156'], [1, '23']]
throughput: 0.5
uops: 3
- name: SCASQ
operands: []
latency: ~
port_pressure: [[2, '0156'], [1, '23']]
throughput: 0.5
uops: 12
- name: POPFQ
operands: []
latency: ~
port_pressure: [[3, '0156'], [2, '06'], [1, '1'], [1, '23']]
throughput: 1.75
uops: 10
- name: STOSQ
operands: []
latency: 0
port_pressure: [[1, '0156'], [1, '237'], [1, '4']]
throughput: 1.0
uops: 3
- name: CQO
operands: []
latency: 1
port_pressure: [[1, '06']]
throughput: 0.5
uops: 1
- name: CMPSQ
operands: []
latency: ~
port_pressure: [[3, '0156'], [2, '23']]
throughput: 1.0
uops: 12
- name: POPCNT
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: ROUNDPD
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: xmm
latency: 6
port_pressure: [[2, '1']]
throughput: 2.0
uops: 2
- name: ROUNDPS
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: xmm
latency: 6
port_pressure: [[2, '1']]
throughput: 2.0
uops: 2
- name: PCMPGTQ
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: PBLENDW
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: MPSADBW
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: xmm
latency: 6
port_pressure: [[1, '0'], [2, '5']]
throughput: 2.0
uops: 3
- name: PHMINPOSUW
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: INSERTPS
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: PMULLD
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 10
port_pressure: [[2, '0']]
throughput: 2.0
uops: 2
- name: PCMPEQQ
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: PMINSD
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: PACKUSDW
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: EXTRACTPS
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: gpr
latency: 2
port_pressure: [[1, '0'], [1, '5']]
throughput: 1.0
uops: 2
- name: PMAXSB
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: PMAXSD
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: BLENDPD
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '015']]
throughput: 0.3333333333333333
uops: 1
- name: PTEST
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 2
port_pressure: [[1, '0'], [1, '5']]
throughput: 1.0
uops: 2
- name: PMULDQ
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: PMINSB
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: CRC32
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: CRC32
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: DPPD
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: xmm
latency: 9
port_pressure: [[1, '0'], [1, '1'], [1, '5']]
throughput: 1.0
uops: 3
- name: DPPS
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: xmm
latency: 14
port_pressure: [[2, '0'], [1, '1'], [1, '5']]
throughput: 2.0
uops: 4
- name: PCMPISTRI
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: xmm
latency: 11
port_pressure: [[3, '0']]
throughput: 3.0
uops: 3
- name: PCMPISTRI
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: xmm
latency: 11
port_pressure: [[3, '0']]
throughput: 3.0
uops: 3
- name: PEXTRD
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: gpr
latency: 2
port_pressure: [[1, '0'], [1, '5']]
throughput: 1.0
uops: 2
- name: PMAXUW
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: PMAXUD
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: BLENDPS
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '015']]
throughput: 0.3333333333333333
uops: 1
- name: PEXTRB
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: gpr
latency: 2
port_pressure: [[1, '0'], [1, '5']]
throughput: 1.0
uops: 2
- name: PMINUW
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: PMINUD
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: PINSRQ
operands:
- class: immediate
imd: int
- class: register
name: gpr
- class: register
name: xmm
latency: 2
port_pressure: [[2, '5']]
throughput: 2.0
uops: 2
- name: PINSRD
operands:
- class: immediate
imd: int
- class: register
name: gpr
- class: register
name: xmm
latency: 2
port_pressure: [[2, '5']]
throughput: 2.0
uops: 2
- name: PINSRB
operands:
- class: immediate
imd: int
- class: register
name: gpr
- class: register
name: xmm
latency: 2
port_pressure: [[2, '5']]
throughput: 2.0
uops: 2
- name: BLENDVPS
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 2
port_pressure: [[2, '5']]
throughput: 2.0
uops: 2
- name: BLENDVPD
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 2
port_pressure: [[2, '5']]
throughput: 2.0
uops: 2
- name: ROUNDSS
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: xmm
latency: 6
port_pressure: [[2, '1']]
throughput: 2.0
uops: 2
- name: ROUNDSD
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: xmm
latency: 6
port_pressure: [[2, '1']]
throughput: 2.0
uops: 2
- name: PEXTRQ
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: gpr
latency: 2
port_pressure: [[1, '0'], [1, '5']]
throughput: 1.0
uops: 2
- name: PBLENDVB
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 2
port_pressure: [[2, '5']]
throughput: 2.0
uops: 2
- name: PHSUBD
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 3
port_pressure: [[1, '15'], [2, '5']]
throughput: 2.5
uops: 3
- name: PHSUBD
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '15'], [2, '5']]
throughput: 2.5
uops: 3
- name: PMULHRSW
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 5
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: PMULHRSW
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: PHSUBW
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 3
port_pressure: [[1, '15'], [2, '5']]
throughput: 2.5
uops: 3
- name: PHSUBW
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '15'], [2, '5']]
throughput: 2.5
uops: 3
- name: PSIGNW
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: PSIGNW
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: PSIGND
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: PSIGND
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: PSIGNB
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: PSIGNB
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: PHADDSW
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 3
port_pressure: [[1, '15'], [2, '5']]
throughput: 2.5
uops: 3
- name: PHADDSW
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '15'], [2, '5']]
throughput: 2.5
uops: 3
- name: PMADDUBSW
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 5
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: PMADDUBSW
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: PHSUBSW
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 3
port_pressure: [[1, '15'], [2, '5']]
throughput: 2.5
uops: 3
- name: PHSUBSW
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '15'], [2, '5']]
throughput: 2.5
uops: 3
- name: PABSW
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: PABSW
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: PHADDD
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 3
port_pressure: [[1, '15'], [2, '5']]
throughput: 2.5
uops: 3
- name: PHADDD
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '15'], [2, '5']]
throughput: 2.5
uops: 3
- name: PALIGNR
operands:
- class: immediate
imd: int
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: PALIGNR
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: PSHUFB
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: PSHUFB
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: PABSD
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: PABSD
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: PABSB
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: PABSB
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: PHADDW
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 3
port_pressure: [[1, '15'], [2, '5']]
throughput: 2.5
uops: 3
- name: PHADDW
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '15'], [2, '5']]
throughput: 2.5
uops: 3
- name: ADDSUBPS
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: ADDSUBPD
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: HSUBPS
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '1'], [2, '5']]
throughput: 2.0
uops: 3
- name: HSUBPD
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '1'], [2, '5']]
throughput: 2.0
uops: 3
- name: HADDPD
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '1'], [2, '5']]
throughput: 2.0
uops: 3
- name: HADDPS
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '1'], [2, '5']]
throughput: 2.0
uops: 3
- name: XSETBV
operands: []
latency: ~
port_pressure: [[4, '0156'], [1, '06']]
throughput: 1.5
uops: ~
- name: XGETBV
operands: []
latency: ~
port_pressure: [[2, '0156']]
throughput: 0.5
uops: ~
- name: TZCNT
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: BLSMSK
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: ANDN
operands:
- class: register
name: gpr
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: BEXTR
operands:
- class: register
name: gpr
- class: register
name: gpr
- class: register
name: gpr
latency: 2
port_pressure: [[1, '06'], [1, '15']]
throughput: 0.5
uops: 2
- name: BLSI
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: BLSR
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: RDTSCP
operands: []
latency: ~
port_pressure: [[20, '0156'], [2, '5']]
throughput: 7.0
uops: 21
- name: AESDEC
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 7
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: AESKEYGENASSIST
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: xmm
latency: 10
port_pressure: [[2, '0'], [2, '015'], [7, '5']]
throughput: 7.666666666666667
uops: 10
- name: AESENCLAST
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 7
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: AESIMC
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 14
port_pressure: [[2, '5']]
throughput: 2.0
uops: 2
- name: AESDECLAST
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 7
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: AESENC
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 7
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: MWAIT
operands: []
latency: ~
port_pressure: [[7, '0156'], [2, '06'], [1, '5']]
throughput: 2.75
uops: ~
- name: LZCNT
operands:
- class: register
name: gpr
- class: register
name: gpr
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: PCLMULQDQ
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: xmm
latency: 7
port_pressure: [[2, '0'], [1, '5']]
throughput: 2.0
uops: 3
- name: RDRAND
operands:
- class: register
name: gpr
latency: ~
port_pressure: [[4, '015'], [9, '06'], [1, '1'], [1, '23'], [1, '5']]
throughput: 5.833333333333333
uops: 17
- name: PAUSE
operands: []
latency: ~
port_pressure: [[4, '0156'], [1, '06']]
throughput: 1.5
uops: 6
- name: VPMULHUW
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: VPMULUDQ
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: VRCPSS
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: VPSLLDQ
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VPMULHRSW
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: VPERM2F128
operands:
- class: immediate
imd: int
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 3
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VHADDPD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '1']]
throughput: 1.0
uops: 3
- name: VHADDPD
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 5
port_pressure: [[1, '1']]
throughput: 1.0
uops: 3
- name: VPUNPCKLBW
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VPERMILPS
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VPERMILPS
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VPERMILPS
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VPERMILPS
operands:
- class: immediate
imd: int
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VPCMPEQW
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPCMPEQQ
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPAVGW
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPCMPEQD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPCMPEQB
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPAVGB
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPMAXSD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPMAXSB
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VMULSS
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VANDPD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VANDPD
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VPMAXSW
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VANDPS
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VANDPS
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VMULSD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VMULPS
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VMULPS
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VPSRLDQ
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VPSHUFHW
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VMAXSS
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: VMAXSD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: VPMINSD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPMINSB
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPMINSW
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPTEST
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 2
port_pressure: [[1, '0'], [1, '5']]
throughput: 1.0
uops: 2
- name: VPTEST
operands:
- class: register
name: ymm
- class: register
name: ymm
latency: 4
port_pressure: [[1, '0'], [1, '5']]
throughput: 1.0
uops: 2
- name: VPACKSSDW
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VPINSRB
operands:
- class: immediate
imd: int
- class: register
name: gpr
- class: register
name: xmm
- class: register
name: xmm
latency: 2
port_pressure: [[2, '5']]
throughput: 2.0
uops: 2
- name: VPMAXUB
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VADDSUBPD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: VADDSUBPD
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: VPXOR
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '015']]
throughput: 0.3333333333333333
uops: 1
- name: VSTMXCSR
operands:
- class: memory
base: "*"
offset: "*"
index: ~
scale: "*"
latency: 9
port_pressure: [[1, '0'], [1, '06'], [1, '237'], [1, '4']]
throughput: 1
uops: 4
- name: VSTMXCSR
operands:
- class: memory
base: "*"
offset: "*"
index: "gpr"
scale: "*"
latency: 9
port_pressure: [[1, '0'], [1, '06'], [1, '23'], [1, '4']]
throughput: 1
uops: 4
- name: VSQRTSD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 20
port_pressure: [[1, '0'], [14, [0DV]]]
throughput: 14.0
uops: 1
- name: VEXTRACTPS
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: gpr
latency: 2
port_pressure: [[1, '0'], [1, '5']]
throughput: 1.0
uops: 2
- name: VSQRTSS
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 13
port_pressure: [[1, '0'], [7, [0DV]]]
throughput: 7.0
uops: 1
- name: VUNPCKHPD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VUNPCKHPD
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VCOMISD
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: VPBLENDVB
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 2
port_pressure: [[2, '5']]
throughput: 2.0
uops: 2
- name: VZEROALL
operands: []
latency: ~
port_pressure: [[16, '5']]
throughput: 16.0
uops: 20
- name: VCOMISS
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: VPSRAD
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: VRSQRTSS
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: VPSHUFD
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VPSRAW
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: VPSHUFB
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VDIVPD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 20
port_pressure: [[1, '0'], [14, [0DV]]]
throughput: 14.0
uops: 1
- name: VDIVPD
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 35
port_pressure: [[2, '0'], [1, '01'], [28, [0DV]]]
throughput: 28.0
uops: 3
- name: VDIVPS
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 13
port_pressure: [[1, '0'], [7, [0DV]]]
throughput: 7.0
uops: 1
- name: VDIVPS
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 21
port_pressure: [[2, '0'], [1, '01'], [14, [0DV]]]
throughput: 14.0
uops: 3
- name: VCMPSS
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: VPSHUFLW
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VPSLLD
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: VCMPSD
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: VPSLLQ
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: VBLENDVPD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 2
port_pressure: [[2, '5']]
throughput: 2.0
uops: 2
- name: VBLENDVPD
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 2
port_pressure: [[2, '5']]
throughput: 2.0
uops: 2
- name: VPSLLW
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: VPAND
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '015']]
throughput: 0.3333333333333333
uops: 1
- name: VPHADDW
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '15'], [2, '5']]
throughput: 2.5
uops: 3
- name: VPANDN
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '015']]
throughput: 0.3333333333333333
uops: 1
- name: VSHUFPD
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VSHUFPD
operands:
- class: immediate
imd: int
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VSUBSD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: VSQRTPS
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 13
port_pressure: [[1, '0'], [7, [0DV]]]
throughput: 7.0
uops: 1
- name: VSQRTPS
operands:
- class: register
name: ymm
- class: register
name: ymm
latency: 21
port_pressure: [[2, '0'], [1, '01'], [14, [0DV]]]
throughput: 14.0
uops: 3
- name: VCVTPS2DQ
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: VCVTPS2DQ
operands:
- class: register
name: ymm
- class: register
name: ymm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: VPHADDD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '15'], [2, '5']]
throughput: 2.5
uops: 3
- name: VSQRTPD
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 20
port_pressure: [[1, '0'], [14, [0DV]]]
throughput: 14.0
uops: 1
- name: VSQRTPD
operands:
- class: register
name: ymm
- class: register
name: ymm
latency: 35
port_pressure: [[2, '0'], [1, '01'], [28, [0DV]]]
throughput: 28.0
uops: 3
- name: VSUBSS
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: VSHUFPS
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VSHUFPS
operands:
- class: immediate
imd: int
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VPMULDQ
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: VDPPD
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 9
port_pressure: [[1, '0'], [1, '1']]
throughput: 1.0
uops: 3
- name: VDPPS
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 14
port_pressure: [[2, '0'], [1, '1']]
throughput: 2.0
uops: 4
- name: VDPPS
operands:
- class: immediate
imd: int
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 14
port_pressure: [[2, '0'], [1, '1']]
throughput: 2.0
uops: 4
- name: VPUNPCKHDQ
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VCVTPD2DQ
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 4
port_pressure: [[1, '1'], [1, '5']]
throughput: 1.0
uops: 2
- name: VCVTPD2DQ
operands:
- class: register
name: ymm
- class: register
name: xmm
latency: 6
port_pressure: [[1, '1'], [1, '5']]
throughput: 1.0
uops: 2
- name: VCVTTSS2SI
operands:
- class: register
name: xmm
- class: register
name: gpr
latency: 4
port_pressure: [[1, '0'], [1, '1']]
throughput: 1.0
uops: 2
- name: VMULPD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VMULPD
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VPADDSW
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VINSERTPS
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VPALIGNR
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VPADDSB
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VMAXPD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: VMAXPD
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: VPACKUSWB
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VMAXPS
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: VMAXPS
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: VPUNPCKHQDQ
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VPSIGNW
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPSIGNB
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VUNPCKHPS
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VUNPCKHPS
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VPADDUSW
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPUNPCKLWD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VPADDUSB
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPSIGND
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPMULHW
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: VXORPD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VXORPD
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VROUNDSD
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 6
port_pressure: [[2, '1']]
throughput: 2.0
uops: 2
- name: VROUNDSS
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 6
port_pressure: [[2, '1']]
throughput: 2.0
uops: 2
- name: VPMADDUBSW
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: VXORPS
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VXORPS
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VINSERTF128
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: ymm
- class: register
name: ymm
latency: 3
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VHSUBPD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '1']]
throughput: 1.0
uops: 3
- name: VHSUBPD
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 5
port_pressure: [[1, '1']]
throughput: 1.0
uops: 3
- name: VHSUBPS
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '1']]
throughput: 1.0
uops: 3
- name: VHSUBPS
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 5
port_pressure: [[1, '1']]
throughput: 1.0
uops: 3
- name: VHADDPS
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '1']]
throughput: 1.0
uops: 3
- name: VHADDPS
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 5
port_pressure: [[1, '1']]
throughput: 1.0
uops: 3
- name: VCVTTPS2DQ
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: VCVTTPS2DQ
operands:
- class: register
name: ymm
- class: register
name: ymm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: VTESTPD
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: VTESTPD
operands:
- class: register
name: ymm
- class: register
name: ymm
latency: 3
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: VDIVSS
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 13
port_pressure: [[1, '0'], [7, [0DV]]]
throughput: 7.0
uops: 1
- name: VDIVSD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 20
port_pressure: [[1, '0'], [14, [0DV]]]
throughput: 14.0
uops: 1
- name: VTESTPS
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: VTESTPS
operands:
- class: register
name: ymm
- class: register
name: ymm
latency: 3
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: VCMPPS
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: VCMPPS
operands:
- class: immediate
imd: int
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: VADDSUBPS
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: VADDSUBPS
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: VCMPPD
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: VCMPPD
operands:
- class: immediate
imd: int
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: VSUBPD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: VSUBPD
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: vcvtss2sd
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: vcvtsi2ss
operands:
- class: register
name: gpr
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '1'], [2, '5']]
throughput: 1.0
uops: 1
- name: VCVTSS2SI
operands:
- class: register
name: xmm
- class: register
name: gpr
latency: 4
port_pressure: [[1, '0'], [1, '1']]
throughput: 1.0
uops: 2
- name: VMINSS
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: VPABSW
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VSUBPS
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: VSUBPS
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: VPHADDSW
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '15'], [2, '5']]
throughput: 2.5
uops: 3
- name: VMINSD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: VPSUBUSB
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VBLENDVPS
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 2
port_pressure: [[2, '5']]
throughput: 2.0
uops: 2
- name: VBLENDVPS
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 2
port_pressure: [[2, '5']]
throughput: 2.0
uops: 2
- name: VMPSADBW
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 6
port_pressure: [[1, '0'], [2, '5']]
throughput: 2.0
uops: 3
- name: VPSUBUSW
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPCMPGTB
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VZEROUPPER
operands: []
latency: ~
port_pressure: [[1, '015'], [3, '0156']]
throughput: 1.0
uops: 4
- name: VANDNPS
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VANDNPS
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VPADDQ
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPADDW
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPADDB
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VANDNPD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VANDNPD
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VPADDD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPABSB
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VBLENDPD
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VBLENDPD
operands:
- class: immediate
imd: int
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VBLENDPS
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VBLENDPS
operands:
- class: immediate
imd: int
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VRSQRTPS
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: VRSQRTPS
operands:
- class: register
name: ymm
- class: register
name: ymm
latency: 7
port_pressure: [[2, '0'], [1, '01']]
throughput: 2.5
uops: 3
- name: VPEXTRB
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: gpr
latency: 2
port_pressure: [[1, '0'], [1, '5']]
throughput: 1.0
uops: 2
- name: VPEXTRD
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: gpr
latency: 2
port_pressure: [[1, '0'], [1, '5']]
throughput: 1.0
uops: 2
- name: VPHSUBW
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '15'], [2, '5']]
throughput: 2.5
uops: 3
- name: VPEXTRQ
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: gpr
latency: 2
port_pressure: [[1, '0'], [1, '5']]
throughput: 1.0
uops: 2
- name: VPEXTRW
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: gpr
latency: 2
port_pressure: [[1, '0'], [1, '5']]
throughput: 1.0
uops: 2
- name: VPHSUBD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '15'], [2, '5']]
throughput: 2.5
uops: 3
- name: VADDPD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: VADDPD
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: VPBLENDW
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VPOR
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '015']]
throughput: 0.3333333333333333
uops: 1
- name: VADDPS
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: VADDPS
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: VPMULLD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 10
port_pressure: [[2, '0']]
throughput: 2.0
uops: 2
- name: VUCOMISS
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: VPCMPISTRI
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: xmm
latency: 11
port_pressure: [[3, '0']]
throughput: 3.0
uops: 3
- name: VPMULLW
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: VUCOMISD
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: VEXTRACTF128
operands:
- class: immediate
imd: int
- class: register
name: ymm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VPACKUSDW
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VPMAXUD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPINSRD
operands:
- class: immediate
imd: int
- class: register
name: gpr
- class: register
name: xmm
- class: register
name: xmm
latency: 2
port_pressure: [[2, '5']]
throughput: 2.0
uops: 2
- name: VPINSRQ
operands:
- class: immediate
imd: int
- class: register
name: gpr
- class: register
name: xmm
- class: register
name: xmm
latency: 2
port_pressure: [[2, '5']]
throughput: 2.0
uops: 2
- name: VPINSRW
operands:
- class: immediate
imd: int
- class: register
name: gpr
- class: register
name: xmm
- class: register
name: xmm
latency: 2
port_pressure: [[2, '5']]
throughput: 2.0
uops: 2
- name: VPMAXUW
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPSRLW
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: VPSRLQ
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: VPUNPCKLQDQ
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: vpsrld
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '0'], [1, '15']]
throughput: 1
- name: VPSRLD
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: VPERMILPD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VPERMILPD
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VPERMILPD
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VPERMILPD
operands:
- class: immediate
imd: int
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VMINPD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: VMINPD
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: VCVTDQ2PS
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: VCVTDQ2PS
operands:
- class: register
name: ymm
- class: register
name: ymm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: VPUNPCKLDQ
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VCVTDQ2PD
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 4
port_pressure: [[1, '1']]
throughput: 1.0
uops: 2
- name: VCVTDQ2PD
operands:
- class: register
name: xmm
- class: register
name: ymm
latency: 6
port_pressure: [[1, '1']]
throughput: 1.0
uops: 2
- name: VMINPS
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: VMINPS
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: VPSUBB
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPSUBD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPSUBQ
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPSUBW
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPSADBW
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: VROUNDPD
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: xmm
latency: 6
port_pressure: [[2, '1']]
throughput: 2.0
uops: 2
- name: VROUNDPD
operands:
- class: immediate
imd: int
- class: register
name: ymm
- class: register
name: ymm
latency: 6
port_pressure: [[2, '1']]
throughput: 2.0
uops: 2
- name: VROUNDPS
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: xmm
latency: 6
port_pressure: [[2, '1']]
throughput: 2.0
uops: 2
- name: VROUNDPS
operands:
- class: immediate
imd: int
- class: register
name: ymm
- class: register
name: ymm
latency: 6
port_pressure: [[2, '1']]
throughput: 2.0
uops: 2
- name: VPSUBSB
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPSUBSW
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPCLMULQDQ
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 7
port_pressure: [[2, '0'], [1, '5']]
throughput: 2.0
uops: 3
- name: VRCPPS
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: VRCPPS
operands:
- class: register
name: ymm
- class: register
name: ymm
latency: 7
port_pressure: [[2, '0'], [1, '01']]
throughput: 2.5
uops: 3
- name: VCVTSD2SI
operands:
- class: register
name: xmm
- class: register
name: gpr
latency: 4
port_pressure: [[1, '0'], [1, '1']]
throughput: 1.0
uops: 2
- name: VORPD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VORPD
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VORPS
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VORPS
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VPMINUW
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VUNPCKLPS
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VUNPCKLPS
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VPMINUB
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPMINUD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VUNPCKLPD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VUNPCKLPD
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VPUNPCKHBW
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VCVTTPD2DQ
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 4
port_pressure: [[1, '1'], [1, '5']]
throughput: 1.0
uops: 2
- name: VCVTTPD2DQ
operands:
- class: register
name: ymm
- class: register
name: xmm
latency: 6
port_pressure: [[1, '1'], [1, '5']]
throughput: 1.0
uops: 2
- name: VPCMPGTD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPMADDWD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: VPCMPGTQ
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: VPCMPGTW
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPHMINPOSUW
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: VPABSD
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPUNPCKHWD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VPHSUBSW
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '15'], [2, '5']]
throughput: 2.5
uops: 3
- name: VCVTTSD2SI
operands:
- class: register
name: xmm
- class: register
name: gpr
latency: 4
port_pressure: [[1, '0'], [1, '1']]
throughput: 1.0
uops: 2
- name: VCVTPD2PS
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 4
port_pressure: [[1, '1'], [1, '5']]
throughput: 1.0
uops: 2
- name: VCVTPD2PS
operands:
- class: register
name: ymm
- class: register
name: xmm
latency: 6
port_pressure: [[1, '1'], [1, '5']]
throughput: 1.0
uops: 2
- name: VADDSD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: VPACKSSWB
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VADDSS
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: VCVTPS2PD
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 2
port_pressure: [[1, '0']]
throughput: 1.0
uops: 2
- name: VCVTPS2PD
operands:
- class: register
name: xmm
- class: register
name: ymm
latency: 4
port_pressure: [[1, '0']]
throughput: 1.0
uops: 2
- name: VPMULHUW
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 5
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: VPMULUDQ
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 5
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: VPSLLDQ
operands:
- class: immediate
imd: int
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VPMULHRSW
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 5
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: VPUNPCKLBW
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VPERMD
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 3
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VPERMQ
operands:
- class: immediate
imd: int
- class: register
name: ymm
- class: register
name: ymm
latency: 3
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VPCMPEQW
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPCMPEQQ
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPAVGW
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPCMPEQD
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPCMPEQB
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPAVGB
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPMAXSD
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPSRLVQ
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: VPSRLVQ
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: VPMAXSB
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPMAXSW
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPSRLVD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 2
port_pressure: [[2, '0'], [1, '5']]
throughput: 2.0
uops: 3
- name: VPSRLVD
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 2
port_pressure: [[2, '0'], [1, '5']]
throughput: 2.0
uops: 3
- name: VPSRLDQ
operands:
- class: immediate
imd: int
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VPSHUFHW
operands:
- class: immediate
imd: int
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VPMINSD
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPMINSB
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPMINSW
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPACKSSDW
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VPMAXUB
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPXOR
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '015']]
throughput: 0.3333333333333333
uops: 1
- name: VPBLENDVB
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 2
port_pressure: [[2, '5']]
throughput: 2.0
uops: 2
- name: VPSRAD
operands:
- class: immediate
imd: int
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: VPSHUFD
operands:
- class: immediate
imd: int
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VPSRAW
operands:
- class: immediate
imd: int
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: VPSHUFB
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VPSHUFLW
operands:
- class: immediate
imd: int
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VPSLLD
operands:
- class: immediate
imd: int
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: VPSLLQ
operands:
- class: immediate
imd: int
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: VPSLLW
operands:
- class: immediate
imd: int
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: VPAND
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '015']]
throughput: 0.3333333333333333
uops: 1
- name: VPHADDW
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 3
port_pressure: [[1, '15'], [2, '5']]
throughput: 2.5
uops: 3
- name: VPANDN
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '015']]
throughput: 0.3333333333333333
uops: 1
- name: VPHADDD
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 3
port_pressure: [[1, '15'], [2, '5']]
throughput: 2.5
uops: 3
- name: VPMULDQ
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 5
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: VPUNPCKHDQ
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VPADDSW
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPALIGNR
operands:
- class: immediate
imd: int
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VPADDSB
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPACKUSWB
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VPUNPCKHQDQ
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VPSIGNW
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPSIGNB
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPADDUSW
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPUNPCKLWD
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VPADDUSB
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPSIGND
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPBROADCASTD
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VPBROADCASTD
operands:
- class: register
name: xmm
- class: register
name: ymm
latency: 3
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VPBROADCASTB
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VPBROADCASTB
operands:
- class: register
name: xmm
- class: register
name: ymm
latency: 3
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VPMULHW
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 5
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: VPBROADCASTW
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VPBROADCASTW
operands:
- class: register
name: xmm
- class: register
name: ymm
latency: 3
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VPMADDUBSW
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 5
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: VPSRAVD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 2
port_pressure: [[2, '0'], [1, '5']]
throughput: 2.0
uops: 3
- name: VPSRAVD
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 2
port_pressure: [[2, '0'], [1, '5']]
throughput: 2.0
uops: 3
- name: VPABSW
operands:
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPHADDSW
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 3
port_pressure: [[1, '15'], [2, '5']]
throughput: 2.5
uops: 3
- name: VPSUBUSB
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VMPSADBW
operands:
- class: immediate
imd: int
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 6
port_pressure: [[1, '0'], [2, '5']]
throughput: 2.0
uops: 3
- name: VPSUBUSW
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPCMPGTB
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPADDQ
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPADDW
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPADDB
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPADDD
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPABSB
operands:
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPHSUBW
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 3
port_pressure: [[1, '15'], [2, '5']]
throughput: 2.5
uops: 3
- name: VPHSUBD
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 3
port_pressure: [[1, '15'], [2, '5']]
throughput: 2.5
uops: 3
- name: VPBLENDW
operands:
- class: immediate
imd: int
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VPOR
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '015']]
throughput: 0.3333333333333333
uops: 1
- name: VPMULLD
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 10
port_pressure: [[2, '0']]
throughput: 2.0
uops: 2
- name: VPMULLW
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 5
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: VPERM2I128
operands:
- class: immediate
imd: int
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 3
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VPACKUSDW
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VPMAXUD
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPMAXUW
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPSRLW
operands:
- class: immediate
imd: int
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: VPSRLQ
operands:
- class: immediate
imd: int
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: VPUNPCKLQDQ
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VPSRLD
operands:
- class: immediate
imd: int
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: VBROADCASTSD
operands:
- class: register
name: xmm
- class: register
name: ymm
latency: 3
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VBROADCASTSS
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VBROADCASTSS
operands:
- class: register
name: xmm
- class: register
name: ymm
latency: 3
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VPUNPCKLDQ
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VPBROADCASTQ
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VPBROADCASTQ
operands:
- class: register
name: xmm
- class: register
name: ymm
latency: 3
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VPSUBB
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPSUBD
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPSUBQ
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPSUBW
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPSADBW
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 5
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: VPSUBSB
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VINSERTI128
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: ymm
- class: register
name: ymm
latency: 3
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VEXTRACTI128
operands:
- class: immediate
imd: int
- class: register
name: ymm
- class: register
name: xmm
latency: 3
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VPSUBSW
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPBLENDD
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VPBLENDD
operands:
- class: immediate
imd: int
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VPMINUW
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPERMPS
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 3
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VPMINUB
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPMINUD
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPERMPD
operands:
- class: immediate
imd: int
- class: register
name: ymm
- class: register
name: ymm
latency: 3
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VPUNPCKHBW
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VPCMPGTD
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPMADDWD
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 5
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: VPCMPGTQ
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 5
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: VPCMPGTW
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPABSD
operands:
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: VPUNPCKHWD
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VPHSUBSW
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 3
port_pressure: [[1, '15'], [2, '5']]
throughput: 2.5
uops: 3
- name: VPSLLVD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 2
port_pressure: [[2, '0'], [1, '5']]
throughput: 2.0
uops: 3
- name: VPSLLVD
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 2
port_pressure: [[2, '0'], [1, '5']]
throughput: 2.0
uops: 3
- name: VPACKSSWB
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VPSLLVQ
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 1
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: VPSLLVQ
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 1
port_pressure: [[1, '0']]
throughput: 1.0
uops: 1
- name: VFMADDSUB231PS
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFMADDSUB231PS
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFMADDSUB231PD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFMADDSUB231PD
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFMSUB132PS
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFMSUB132PS
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFMSUB132PD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFMSUB132PD
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFNMADD213SS
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFNMADD213SD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFNMSUB213SD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFMSUB213PS
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFMSUB213PS
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFMSUB213PD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFMSUB213PD
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFMSUB132SS
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFMSUBADD213PD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFMSUBADD213PD
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFMSUB132SD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFNMADD213PS
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFNMADD213PS
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFMSUB231PS
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFMSUB231PS
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFNMADD213PD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFNMADD213PD
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFMADD231SS
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFMADD231SD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFMSUB213SD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFNMSUB132PD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFNMSUB132PD
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFMSUB213SS
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFNMSUB132PS
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFNMSUB132PS
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFMADD231PD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFMADD231PD
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFMADD231PS
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFMADD231PS
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFMADD132SD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFMADD132SS
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFNMADD231SS
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFNMADD231SD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFMSUB231SD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFMSUB231SS
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFMADD132PD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFMADD132PD
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFMADD132PS
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFMADD132PS
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFNMSUB132SD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFNMSUB132SS
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFNMSUB231PS
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFNMSUB231PS
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFNMSUB231PD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFNMSUB231PD
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFNMSUB213SS
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFMADD213SD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFMADD213SS
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFNMADD132SD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFNMADD132SS
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFNMSUB213PS
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFNMSUB213PS
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFNMSUB213PD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFNMSUB213PD
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFMSUBADD132PD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFMSUBADD132PD
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFMSUBADD132PS
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFMSUBADD132PS
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFMSUBADD213PS
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFMSUBADD213PS
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFMSUBADD231PS
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFMSUBADD231PS
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFNMADD231PS
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFNMADD231PS
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFMSUBADD231PD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFMSUBADD231PD
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFNMADD231PD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFNMADD231PD
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFNMSUB231SS
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFNMSUB231SD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFMADDSUB213PS
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFMADDSUB213PS
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFMADDSUB213PD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFMADDSUB213PD
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFMADD213PD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFMADD213PD
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFMADD213PS
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFMADD213PS
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFMADDSUB132PD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFMADDSUB132PD
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFMADDSUB132PS
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFMADDSUB132PS
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFNMADD132PD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFNMADD132PD
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFNMADD132PS
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFNMADD132PS
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFMSUB231PD
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VFMSUB231PD
operands:
- class: register
name: ymm
- class: register
name: ymm
- class: register
name: ymm
latency: 5
port_pressure: [[1, '01']]
throughput: 0.5
uops: 1
- name: VCVTPH2PS
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 4
port_pressure: [[1, '0']]
throughput: 1.0
uops: 2
- name: VCVTPH2PS
operands:
- class: register
name: xmm
- class: register
name: ymm
latency: 6
port_pressure: [[1, '0']]
throughput: 1.0
uops: 2
- name: VCVTPS2PH
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: xmm
latency: 4
port_pressure: [[1, '1'], [1, '5']]
throughput: 1.0
uops: 2
- name: VCVTPS2PH
operands:
- class: immediate
imd: int
- class: register
name: ymm
- class: register
name: xmm
latency: 6
port_pressure: [[1, '1'], [1, '5']]
throughput: 1.0
uops: 2
- name: VAESDEC
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 7
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VAESDECLAST
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 7
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VAESIMC
operands:
- class: register
name: xmm
- class: register
name: xmm
latency: 14
port_pressure: [[2, '5']]
throughput: 2.0
uops: 2
- name: VAESENC
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 7
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VAESENCLAST
operands:
- class: register
name: xmm
- class: register
name: xmm
- class: register
name: xmm
latency: 7
port_pressure: [[1, '5']]
throughput: 1.0
uops: 1
- name: VAESKEYGENASSIST
operands:
- class: immediate
imd: int
- class: register
name: xmm
- class: register
name: xmm
latency: 10
port_pressure: [[2, '0'], [2, '015'], [7, '5']]
throughput: 7.666666666666667
uops: 10
- name: SHRX
operands:
- class: register
name: gpr
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '06']]
throughput: 0.5
uops: 1
- name: SARX
operands:
- class: register
name: gpr
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '06']]
throughput: 0.5
uops: 1
- name: BZHI
operands:
- class: register
name: gpr
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '15']]
throughput: 0.5
uops: 1
- name: PDEP
operands:
- class: register
name: gpr
- class: register
name: gpr
- class: register
name: gpr
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: RORX
operands:
- class: immediate
imd: int
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '06']]
throughput: 0.5
uops: 1
- name: MULX
operands:
- class: register
name: gpr
- class: register
name: gpr
- class: register
name: gpr
latency: 4
port_pressure: [[1, '0156'], [1, '06'], [1, '1']]
throughput: 1.25
uops: 3
- name: SHLX
operands:
- class: register
name: gpr
- class: register
name: gpr
- class: register
name: gpr
latency: 1
port_pressure: [[1, '06']]
throughput: 0.5
uops: 1
- name: PEXT
operands:
- class: register
name: gpr
- class: register
name: gpr
- class: register
name: gpr
latency: 3
port_pressure: [[1, '1']]
throughput: 1.0
uops: 1
- name: mov # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 1 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156']] # ./generate_mov_entries.py hsw
throughput: 0.25 # ./generate_mov_entries.py hsw
uops: 1 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: mov # with store, simple AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: ~ # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '237'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: mov # with store, complex AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: gpr # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: mov # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 4 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.5 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: mov # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: immediate # ./generate_mov_entries.py hsw
imd: int # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 1 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156']] # ./generate_mov_entries.py hsw
throughput: 0.25 # ./generate_mov_entries.py hsw
uops: 1 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: mov # with store, simple AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: immediate # ./generate_mov_entries.py hsw
imd: int # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: ~ # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '237'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: mov # with store, complex AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: immediate # ./generate_mov_entries.py hsw
imd: int # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: gpr # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movapd # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [] # ./generate_mov_entries.py hsw
throughput: 0.0 # ./generate_mov_entries.py hsw
uops: 0 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movapd # with store, simple AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: ~ # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '237'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movapd # with store, complex AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: gpr # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movapd # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 4 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.5 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovapd # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [] # ./generate_mov_entries.py hsw
throughput: 0.0 # ./generate_mov_entries.py hsw
uops: 0 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovapd # with store, simple AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: ~ # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '237'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovapd # with store, complex AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: gpr # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovapd # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 4 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.5 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovapd # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: ymm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: ymm # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [] # ./generate_mov_entries.py hsw
throughput: 0.0 # ./generate_mov_entries.py hsw
uops: 0 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovapd # with store, simple AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: ymm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: ~ # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '237'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovapd # with store, complex AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: ymm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: gpr # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovapd # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: ymm # ./generate_mov_entries.py hsw
latency: 4 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.5 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movaps # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [] # ./generate_mov_entries.py hsw
throughput: 0.0 # ./generate_mov_entries.py hsw
uops: 0 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movaps # with store, simple AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: ~ # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '237'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movaps # with store, complex AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: gpr # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movaps # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 4 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.5 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovaps # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [] # ./generate_mov_entries.py hsw
throughput: 0.0 # ./generate_mov_entries.py hsw
uops: 0 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovaps # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: ymm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: ymm # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [] # ./generate_mov_entries.py hsw
throughput: 0.0 # ./generate_mov_entries.py hsw
uops: 0 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movaps # with store, simple AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: ymm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: ~ # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '237'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movaps # with store, complex AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: ymm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: gpr # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movaps # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: ymm # ./generate_mov_entries.py hsw
latency: 4 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.5 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movd # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: mm # ./generate_mov_entries.py hsw
latency: 1 # ./generate_mov_entries.py hsw
port_pressure: [[1, '5']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 1 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movd # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: mm # ./generate_mov_entries.py hsw
latency: 4 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.5 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movq # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: mm # ./generate_mov_entries.py hsw
latency: 1 # ./generate_mov_entries.py hsw
port_pressure: [[1, '5']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 1 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movq # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: mm # ./generate_mov_entries.py hsw
latency: 4 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.5 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movd # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: mm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 1 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 1 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movd # with store, simple AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: mm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: ~ # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '237'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movd # with store, complex AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: mm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: gpr # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movq # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: mm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 1 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 1 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movq # with store, simple AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: mm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: ~ # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '237'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movq # with store, complex AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: mm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: gpr # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movd # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 1 # ./generate_mov_entries.py hsw
port_pressure: [[1, '5']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 1 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movd # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 4 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.5 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movq # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 1 # ./generate_mov_entries.py hsw
port_pressure: [[1, '5']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 1 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movq # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 4 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.5 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movd # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 1 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 1 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movd # with store, simple AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: ~ # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '237'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movd # with store, complex AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: gpr # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movq # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 1 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 1 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movq # with store, simple AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: ~ # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '237'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movq # with store, complex AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: gpr # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovd # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 1 # ./generate_mov_entries.py hsw
port_pressure: [[1, '5']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 1 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovd # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 4 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.5 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovq # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 1 # ./generate_mov_entries.py hsw
port_pressure: [[1, '5']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 1 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovq # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 4 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.5 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovd # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 1 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 1 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovd # with store, simple AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: ~ # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '237'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovd # with store, complex AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: gpr # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovq # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 1 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 1 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovq # with store, simple AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: ~ # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '237'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovq # with store, complex AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: gpr # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movddup # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 1 # ./generate_mov_entries.py hsw
port_pressure: [[1, '5']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 1 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movddup # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 4 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.5 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovddup # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 1 # ./generate_mov_entries.py hsw
port_pressure: [[1, '5']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 1 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovddup # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 4 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.5 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovddup # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: ymm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: ymm # ./generate_mov_entries.py hsw
latency: 1 # ./generate_mov_entries.py hsw
port_pressure: [[1, '5']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 1 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovddup # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: ymm # ./generate_mov_entries.py hsw
latency: 4 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.5 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movdq2q # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: mm # ./generate_mov_entries.py hsw
latency: 1 # ./generate_mov_entries.py hsw
port_pressure: [[1, '015'], [1, '5']] # ./generate_mov_entries.py hsw
throughput: 1.3333333333333333 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movdqa # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [] # ./generate_mov_entries.py hsw
throughput: 0.0 # ./generate_mov_entries.py hsw
uops: 0 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movdqa # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 4 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.5 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movdqa # with store, simple AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: ~ # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '237'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movdqa # with store, complex AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: gpr # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovdqa # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [] # ./generate_mov_entries.py hsw
throughput: 0.0 # ./generate_mov_entries.py hsw
uops: 0 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovdqa # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 4 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.5 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovdqa # with store, simple AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: ~ # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '237'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovdqa # with store, complex AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: gpr # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovdqa # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: ymm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: ymm # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [] # ./generate_mov_entries.py hsw
throughput: 0.0 # ./generate_mov_entries.py hsw
uops: 0 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovdqa # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: ymm # ./generate_mov_entries.py hsw
latency: 4 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.5 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovdqa # with store, simple AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: ymm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: ~ # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '237'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovdqa # with store, complex AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: ymm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: gpr # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movdqu # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [] # ./generate_mov_entries.py hsw
throughput: 0.0 # ./generate_mov_entries.py hsw
uops: 0 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movdqu # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 4 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.5 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movdqu # with store, simple AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: ~ # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '237'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movdqu # with store, complex AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: gpr # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovdqu # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [] # ./generate_mov_entries.py hsw
throughput: 0.0 # ./generate_mov_entries.py hsw
uops: 0 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovdqu # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 4 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.5 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovdqu # with store, simple AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: ~ # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '237'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovdqu # with store, complex AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: gpr # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovdqu # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: ymm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: ymm # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [] # ./generate_mov_entries.py hsw
throughput: 0.0 # ./generate_mov_entries.py hsw
uops: 0 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovdqu # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: ymm # ./generate_mov_entries.py hsw
latency: 4 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.5 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovdqu # with store, simple AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: ymm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: ~ # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '237'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovdqu # with store, complex AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: ymm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: gpr # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movhlps # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 1 # ./generate_mov_entries.py hsw
port_pressure: [[1, '5']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 1 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovhlps # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 1 # ./generate_mov_entries.py hsw
port_pressure: [[1, '5']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 1 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movhpd # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 5 # ./generate_mov_entries.py hsw
port_pressure: [[1, '5'], [1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 3 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovhpd # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 5 # ./generate_mov_entries.py hsw
port_pressure: [[1, '5'], [1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 3 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movhpd # with store, simple AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: ~ # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '237'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movhpd # with store, complex AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: gpr # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovhpd # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 4 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.5 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movhps # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 5 # ./generate_mov_entries.py hsw
port_pressure: [[1, '5'], [1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 3 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovhps # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 5 # ./generate_mov_entries.py hsw
port_pressure: [[1, '5'], [1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 3 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movhps # with store, simple AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: ~ # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '237'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movhps # with store, complex AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: gpr # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovhps # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 4 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.5 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movlhps # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 1 # ./generate_mov_entries.py hsw
port_pressure: [[1, '5']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 1 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovlhps # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 1 # ./generate_mov_entries.py hsw
port_pressure: [[1, '5']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 1 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movlpd # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 5 # ./generate_mov_entries.py hsw
port_pressure: [[1, '5'], [1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 3 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovlpd # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 5 # ./generate_mov_entries.py hsw
port_pressure: [[1, '5'], [1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 3 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movlpd # with store, simple AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: ~ # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '237'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movlpd # with store, complex AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: gpr # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovlpd # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 5 # ./generate_mov_entries.py hsw
port_pressure: [[1, '5'], [1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 3 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movlps # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 5 # ./generate_mov_entries.py hsw
port_pressure: [[1, '5'], [1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 3 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovlps # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 5 # ./generate_mov_entries.py hsw
port_pressure: [[1, '5'], [1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 3 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movlps # with store, simple AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: ~ # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '237'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movlps # with store, complex AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: gpr # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovlps # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 5 # ./generate_mov_entries.py hsw
port_pressure: [[1, '5'], [1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 3 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movmskpd # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 3 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 1 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovmskpd # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 3 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 1 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovmskpd # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: ymm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 3 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 1 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movmskps # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 3 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 1 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovmskps # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 3 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 1 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovmskps # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: ymm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 3 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 1 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movntdq # with store, simple AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: ~ # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '237'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movntdq # with store, complex AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: gpr # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovntdq # with store, simple AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: ~ # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '237'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovntdq # with store, complex AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: gpr # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovntdq # with store, simple AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: ymm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: ~ # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '237'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovntdq # with store, complex AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: ymm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: gpr # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movntdqa # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 4 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.5 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovntdqa # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 4 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.5 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovntdqa # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: ymm # ./generate_mov_entries.py hsw
latency: 4 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.5 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movnti # with store, simple AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: ~ # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '237'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movnti # with store, complex AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: gpr # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movntpd # with store, simple AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: ~ # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '237'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movntpd # with store, complex AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: gpr # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovntpd # with store, simple AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: ~ # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '237'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovntpd # with store, complex AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: gpr # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovntpd # with store, simple AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: ymm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: ~ # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '237'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovntpd # with store, complex AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: ymm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: gpr # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movntps # with store, simple AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: ~ # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '237'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movntps # with store, complex AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: gpr # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovntps # with store, simple AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: ~ # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '237'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovntps # with store, complex AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: gpr # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovntps # with store, simple AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: ymm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: ~ # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '237'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovntps # with store, complex AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: ymm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: gpr # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movntq # with store, simple AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: mm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: ~ # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '237'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movntq # with store, complex AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: mm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: gpr # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movq # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: mm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: mm # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [] # ./generate_mov_entries.py hsw
throughput: 0.0 # ./generate_mov_entries.py hsw
uops: 0 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movq # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 1 # ./generate_mov_entries.py hsw
port_pressure: [[1, '015']] # ./generate_mov_entries.py hsw
throughput: 0.3333333333333333 # ./generate_mov_entries.py hsw
uops: 1 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovq # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 1 # ./generate_mov_entries.py hsw
port_pressure: [[1, '015']] # ./generate_mov_entries.py hsw
throughput: 0.3333333333333333 # ./generate_mov_entries.py hsw
uops: 1 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movq2dq # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: mm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 1 # ./generate_mov_entries.py hsw
port_pressure: [[1, '015']] # ./generate_mov_entries.py hsw
throughput: 0.3333333333333333 # ./generate_mov_entries.py hsw
uops: 1 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movsd # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 1 # ./generate_mov_entries.py hsw
port_pressure: [[1, '5']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 1 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movsd # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 4 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.5 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movsd # with store, simple AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: ~ # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '237'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movsd # with store, complex AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: gpr # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovsd # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 1 # ./generate_mov_entries.py hsw
port_pressure: [[1, '5']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 1 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovsd # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 4 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.5 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovsd # with store, simple AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: ~ # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '237'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovsd # with store, complex AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: gpr # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movshdup # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 1 # ./generate_mov_entries.py hsw
port_pressure: [[1, '5']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 1 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movshdup # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 4 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.5 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovshdup # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 1 # ./generate_mov_entries.py hsw
port_pressure: [[1, '5']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 1 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovshdup # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 4 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.5 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovshdup # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: ymm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: ymm # ./generate_mov_entries.py hsw
latency: 1 # ./generate_mov_entries.py hsw
port_pressure: [[1, '5']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 1 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovshdup # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: ymm # ./generate_mov_entries.py hsw
latency: 4 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.5 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movsldup # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 1 # ./generate_mov_entries.py hsw
port_pressure: [[1, '5']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 1 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movsldup # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 4 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.5 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovsldup # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 1 # ./generate_mov_entries.py hsw
port_pressure: [[1, '5']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 1 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovsldup # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 4 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.5 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovsldup # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: ymm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: ymm # ./generate_mov_entries.py hsw
latency: 1 # ./generate_mov_entries.py hsw
port_pressure: [[1, '5']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 1 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovsldup # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: ymm # ./generate_mov_entries.py hsw
latency: 4 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.5 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movss # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 1 # ./generate_mov_entries.py hsw
port_pressure: [[1, '5']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 1 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movss # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 4 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.5 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovss # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 1 # ./generate_mov_entries.py hsw
port_pressure: [[1, '5']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 1 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovss # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 4 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.5 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovss # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 1 # ./generate_mov_entries.py hsw
port_pressure: [[1, '5']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 1 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovss # with store, simple AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: ~ # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '237'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovss # with store, complex AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: gpr # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movsx # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 1 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156']] # ./generate_mov_entries.py hsw
throughput: 0.25 # ./generate_mov_entries.py hsw
uops: 1 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movsx # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 4 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.5 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movsxd # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [] # ./generate_mov_entries.py hsw
throughput: 0.0 # ./generate_mov_entries.py hsw
uops: 0 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movsxd # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 4 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.5 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movsb # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 1 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156']] # ./generate_mov_entries.py hsw
throughput: 0.25 # ./generate_mov_entries.py hsw
uops: 1 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movsb # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 4 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.5 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movsw # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 1 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156']] # ./generate_mov_entries.py hsw
throughput: 0.25 # ./generate_mov_entries.py hsw
uops: 1 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movsw # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 4 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.5 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movsl # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 1 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156']] # ./generate_mov_entries.py hsw
throughput: 0.25 # ./generate_mov_entries.py hsw
uops: 1 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movsl # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 4 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.5 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movsq # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 1 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156']] # ./generate_mov_entries.py hsw
throughput: 0.25 # ./generate_mov_entries.py hsw
uops: 1 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movsq # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 4 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.5 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movupd # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [] # ./generate_mov_entries.py hsw
throughput: 0.0 # ./generate_mov_entries.py hsw
uops: 0 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movupd # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 4 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.5 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movupd # with store, simple AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: ~ # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '237'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movupd # with store, complex AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: gpr # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovupd # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [] # ./generate_mov_entries.py hsw
throughput: 0.0 # ./generate_mov_entries.py hsw
uops: 0 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovupd # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 4 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.5 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovupd # with store, simple AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: ~ # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '237'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovupd # with store, complex AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: gpr # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovupd # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: ymm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: ymm # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [] # ./generate_mov_entries.py hsw
throughput: 0.0 # ./generate_mov_entries.py hsw
uops: 0 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovupd # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: ymm # ./generate_mov_entries.py hsw
latency: 4 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.5 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovupd # with store, simple AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: ymm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: ~ # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '237'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovupd # with store, complex AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: ymm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: gpr # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movups # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [] # ./generate_mov_entries.py hsw
throughput: 0.0 # ./generate_mov_entries.py hsw
uops: 0 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movups # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 4 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.5 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movups # with store, simple AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: ~ # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '237'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movups # with store, complex AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: gpr # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovups # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [] # ./generate_mov_entries.py hsw
throughput: 0.0 # ./generate_mov_entries.py hsw
uops: 0 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovups # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 4 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.5 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovups # with store, simple AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: ~ # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '237'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovups # with store, complex AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: gpr # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovups # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: ymm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: ymm # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [] # ./generate_mov_entries.py hsw
throughput: 0.0 # ./generate_mov_entries.py hsw
uops: 0 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovups # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: ymm # ./generate_mov_entries.py hsw
latency: 4 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.5 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovups # with store, simple AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: ymm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: ~ # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '237'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vmovups # with store, complex AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: ymm # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: gpr # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 0 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movzx # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 1 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156']] # ./generate_mov_entries.py hsw
throughput: 0.25 # ./generate_mov_entries.py hsw
uops: 1 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movzx # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 4 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.5 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movzb # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 1 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156']] # ./generate_mov_entries.py hsw
throughput: 0.25 # ./generate_mov_entries.py hsw
uops: 1 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movzb # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 4 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.5 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movzw # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 1 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156']] # ./generate_mov_entries.py hsw
throughput: 0.25 # ./generate_mov_entries.py hsw
uops: 1 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movzw # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 4 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.5 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movzl # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 1 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156']] # ./generate_mov_entries.py hsw
throughput: 0.25 # ./generate_mov_entries.py hsw
uops: 1 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movzl # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 4 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.5 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movzq # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 1 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156']] # ./generate_mov_entries.py hsw
throughput: 0.25 # ./generate_mov_entries.py hsw
uops: 1 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movzq # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 4 # ./generate_mov_entries.py hsw
port_pressure: [[1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.5 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: cmova # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 2 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156'], [2, '06']] # ./generate_mov_entries.py hsw
throughput: 1.25 # ./generate_mov_entries.py hsw
uops: 3 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: cmova # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 6 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156'], [2, '06'], [1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 1.25 # ./generate_mov_entries.py hsw
uops: 5 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: cmovae # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 2 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156'], [1, '06']] # ./generate_mov_entries.py hsw
throughput: 0.75 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: cmovae # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 6 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156'], [2, '06'], [1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 1.25 # ./generate_mov_entries.py hsw
uops: 5 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: cmovb # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 2 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156'], [2, '06']] # ./generate_mov_entries.py hsw
throughput: 1.25 # ./generate_mov_entries.py hsw
uops: 3 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: cmovb # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 6 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156'], [1, '06'], [1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.75 # ./generate_mov_entries.py hsw
uops: 4 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: cmovbe # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 2 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156'], [2, '06']] # ./generate_mov_entries.py hsw
throughput: 1.25 # ./generate_mov_entries.py hsw
uops: 3 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: cmovbe # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 6 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156'], [2, '06'], [1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 1.25 # ./generate_mov_entries.py hsw
uops: 5 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: cmovc # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 2 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156'], [1, '06']] # ./generate_mov_entries.py hsw
throughput: 0.75 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: cmovc # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 6 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156'], [1, '06'], [1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.75 # ./generate_mov_entries.py hsw
uops: 4 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: cmove # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 2 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156'], [1, '06']] # ./generate_mov_entries.py hsw
throughput: 0.75 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: cmove # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 6 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156'], [1, '06'], [1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.75 # ./generate_mov_entries.py hsw
uops: 4 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: cmovg # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 2 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156'], [1, '06']] # ./generate_mov_entries.py hsw
throughput: 0.75 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: cmovg # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 6 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156'], [1, '06'], [1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.75 # ./generate_mov_entries.py hsw
uops: 4 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: cmovge # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 2 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156'], [1, '06']] # ./generate_mov_entries.py hsw
throughput: 0.75 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: cmovge # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 6 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156'], [1, '06'], [1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.75 # ./generate_mov_entries.py hsw
uops: 4 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: cmovl # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 2 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156'], [1, '06']] # ./generate_mov_entries.py hsw
throughput: 0.75 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: cmovl # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 6 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156'], [1, '06'], [1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.75 # ./generate_mov_entries.py hsw
uops: 4 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: cmovle # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 2 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156'], [1, '06']] # ./generate_mov_entries.py hsw
throughput: 0.75 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: cmovle # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 6 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156'], [1, '06'], [1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.75 # ./generate_mov_entries.py hsw
uops: 4 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: cmovna # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 2 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156'], [2, '06']] # ./generate_mov_entries.py hsw
throughput: 1.25 # ./generate_mov_entries.py hsw
uops: 3 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: cmovna # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 6 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156'], [2, '06'], [1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 1.25 # ./generate_mov_entries.py hsw
uops: 5 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: cmovnae # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 2 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156'], [1, '06']] # ./generate_mov_entries.py hsw
throughput: 0.75 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: cmovnae # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 6 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156'], [1, '06'], [1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.75 # ./generate_mov_entries.py hsw
uops: 4 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: cmovnb # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 2 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156'], [1, '06']] # ./generate_mov_entries.py hsw
throughput: 0.75 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: cmovnb # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 6 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156'], [1, '06'], [1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.75 # ./generate_mov_entries.py hsw
uops: 4 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: cmovnbe # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 2 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156'], [2, '06']] # ./generate_mov_entries.py hsw
throughput: 1.25 # ./generate_mov_entries.py hsw
uops: 3 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: cmovnbe # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 6 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156'], [2, '06'], [1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 1.25 # ./generate_mov_entries.py hsw
uops: 5 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: cmovnc # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 2 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156'], [1, '06']] # ./generate_mov_entries.py hsw
throughput: 0.75 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: cmovnc # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 6 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156'], [1, '06'], [1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.75 # ./generate_mov_entries.py hsw
uops: 4 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: cmovne # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 2 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156'], [1, '06']] # ./generate_mov_entries.py hsw
throughput: 0.75 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: cmovne # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 6 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156'], [1, '06'], [1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.75 # ./generate_mov_entries.py hsw
uops: 4 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: cmovng # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 2 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156'], [1, '06']] # ./generate_mov_entries.py hsw
throughput: 0.75 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: cmovng # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 6 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156'], [1, '06'], [1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.75 # ./generate_mov_entries.py hsw
uops: 4 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: cmovnge # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 2 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156'], [1, '06']] # ./generate_mov_entries.py hsw
throughput: 0.75 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: cmovnge # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 6 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156'], [1, '06'], [1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.75 # ./generate_mov_entries.py hsw
uops: 4 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: cmovnl # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 2 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156'], [1, '06']] # ./generate_mov_entries.py hsw
throughput: 0.75 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: cmovnl # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 6 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156'], [1, '06'], [1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.75 # ./generate_mov_entries.py hsw
uops: 4 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: cmovno # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 2 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156'], [1, '06']] # ./generate_mov_entries.py hsw
throughput: 0.75 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: cmovno # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 6 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156'], [1, '06'], [1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.75 # ./generate_mov_entries.py hsw
uops: 4 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: cmovnp # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 2 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156'], [1, '06']] # ./generate_mov_entries.py hsw
throughput: 0.75 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: cmovnp # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 6 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156'], [1, '06'], [1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.75 # ./generate_mov_entries.py hsw
uops: 4 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: cmovns # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 2 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156'], [1, '06']] # ./generate_mov_entries.py hsw
throughput: 0.75 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: cmovns # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 6 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156'], [1, '06'], [1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.75 # ./generate_mov_entries.py hsw
uops: 4 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: cmovnz # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 2 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156'], [1, '06']] # ./generate_mov_entries.py hsw
throughput: 0.75 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: cmovnz # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 6 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156'], [1, '06'], [1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.75 # ./generate_mov_entries.py hsw
uops: 4 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: cmovo # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 2 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156'], [1, '06']] # ./generate_mov_entries.py hsw
throughput: 0.75 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: cmovo # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 6 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156'], [1, '06'], [1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.75 # ./generate_mov_entries.py hsw
uops: 4 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: cmovp # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 2 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156'], [1, '06']] # ./generate_mov_entries.py hsw
throughput: 0.75 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: cmovp # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 6 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156'], [1, '06'], [1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.75 # ./generate_mov_entries.py hsw
uops: 4 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: cmovpe # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 2 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156'], [1, '06']] # ./generate_mov_entries.py hsw
throughput: 0.75 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: cmovpe # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 6 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156'], [1, '06'], [1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.75 # ./generate_mov_entries.py hsw
uops: 4 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: cmovpo # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 2 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156'], [1, '06']] # ./generate_mov_entries.py hsw
throughput: 0.75 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: cmovpo # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 6 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156'], [1, '06'], [1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.75 # ./generate_mov_entries.py hsw
uops: 4 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: cmovs # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 2 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156'], [1, '06']] # ./generate_mov_entries.py hsw
throughput: 0.75 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: cmovs # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 6 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156'], [1, '06'], [1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.75 # ./generate_mov_entries.py hsw
uops: 4 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: cmovz # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 2 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156'], [1, '06']] # ./generate_mov_entries.py hsw
throughput: 0.75 # ./generate_mov_entries.py hsw
uops: 2 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: cmovz # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 6 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0156'], [1, '06'], [1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.75 # ./generate_mov_entries.py hsw
uops: 4 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: pmovmskb # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: mm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 3 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 1 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: pmovmskb # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 3 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 1 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vpmovmskb # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 3 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 1 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: pmovsxbw # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 1 # ./generate_mov_entries.py hsw
port_pressure: [[1, '5']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 1 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: pmovsxbw # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 5 # ./generate_mov_entries.py hsw
port_pressure: [[1, '5'], [1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 3 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: pmovsxbd # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 1 # ./generate_mov_entries.py hsw
port_pressure: [[1, '5']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 1 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: pmovsxbd # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 5 # ./generate_mov_entries.py hsw
port_pressure: [[1, '5'], [1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 3 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: pmovsxbq # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 1 # ./generate_mov_entries.py hsw
port_pressure: [[1, '5']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 1 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: pmovsxbq # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 5 # ./generate_mov_entries.py hsw
port_pressure: [[1, '5'], [1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 3 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vpmovsxbw # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 1 # ./generate_mov_entries.py hsw
port_pressure: [[1, '5']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 1 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vpmovsxbw # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 5 # ./generate_mov_entries.py hsw
port_pressure: [[1, '5'], [1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 3 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vpmovsxbd # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 1 # ./generate_mov_entries.py hsw
port_pressure: [[1, '5']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 1 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vpmovsxbd # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 5 # ./generate_mov_entries.py hsw
port_pressure: [[1, '5'], [1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 3 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vpmovsxbq # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 1 # ./generate_mov_entries.py hsw
port_pressure: [[1, '5']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 1 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vpmovsxbq # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 5 # ./generate_mov_entries.py hsw
port_pressure: [[1, '5'], [1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 3 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vpmovsxbw # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: ymm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: ymm # ./generate_mov_entries.py hsw
latency: 1 # ./generate_mov_entries.py hsw
port_pressure: [[1, '5']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 1 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vpmovsxbw # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: ymm # ./generate_mov_entries.py hsw
latency: 5 # ./generate_mov_entries.py hsw
port_pressure: [[1, '5'], [1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 3 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vpmovsxbd # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: ymm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: ymm # ./generate_mov_entries.py hsw
latency: 1 # ./generate_mov_entries.py hsw
port_pressure: [[1, '5']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 1 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vpmovsxbd # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: ymm # ./generate_mov_entries.py hsw
latency: 5 # ./generate_mov_entries.py hsw
port_pressure: [[1, '5'], [1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 3 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vpmovsxbq # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: ymm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: ymm # ./generate_mov_entries.py hsw
latency: 1 # ./generate_mov_entries.py hsw
port_pressure: [[1, '5']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 1 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vpmovsxbq # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: ymm # ./generate_mov_entries.py hsw
latency: 5 # ./generate_mov_entries.py hsw
port_pressure: [[1, '5'], [1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 3 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: pmovzxbw # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 1 # ./generate_mov_entries.py hsw
port_pressure: [[1, '5']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 1 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: pmovzxbw # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 5 # ./generate_mov_entries.py hsw
port_pressure: [[1, '5'], [1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 3 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vpmovzxbw # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 1 # ./generate_mov_entries.py hsw
port_pressure: [[1, '5']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 1 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vpmovzxbw # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: xmm # ./generate_mov_entries.py hsw
latency: 5 # ./generate_mov_entries.py hsw
port_pressure: [[1, '5'], [1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 3 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vpmovzxbw # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: ymm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: ymm # ./generate_mov_entries.py hsw
latency: 1 # ./generate_mov_entries.py hsw
port_pressure: [[1, '5']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 1 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vpmovzxbw # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: ymm # ./generate_mov_entries.py hsw
latency: 5 # ./generate_mov_entries.py hsw
port_pressure: [[1, '5'], [1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 3 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movbe # with store, simple AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: ~ # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 6 # ./generate_mov_entries.py hsw
port_pressure: [[1, '15'], [1, '237'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 3 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movbe # with store, complex AGU # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: gpr # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
latency: 6 # ./generate_mov_entries.py hsw
port_pressure: [[1, '15'], [1, '23'], [1, '4']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 3 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: movbe # with load # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: memory # ./generate_mov_entries.py hsw
base: "*" # ./generate_mov_entries.py hsw
offset: "*" # ./generate_mov_entries.py hsw
index: "*" # ./generate_mov_entries.py hsw
scale: "*" # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 10 # ./generate_mov_entries.py hsw
port_pressure: [[1, '15'], [1, '23'], [1, ['2D', '3D']]] # ./generate_mov_entries.py hsw
throughput: 0.5 # ./generate_mov_entries.py hsw
uops: 3 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw
- name: vpmovmskb # ./generate_mov_entries.py hsw
operands: # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: ymm # ./generate_mov_entries.py hsw
- class: register # ./generate_mov_entries.py hsw
name: gpr # ./generate_mov_entries.py hsw
latency: 3 # ./generate_mov_entries.py hsw
port_pressure: [[1, '0']] # ./generate_mov_entries.py hsw
throughput: 1.0 # ./generate_mov_entries.py hsw
uops: 1 # ./generate_mov_entries.py hsw
# ./generate_mov_entries.py hsw