Logo
Explore Help
Register Sign In
Lerking/OSACA
1
0
Fork 0
You've already forked OSACA
mirror of https://github.com/RRZE-HPC/OSACA.git synced 2026-01-31 23:30:08 +01:00
Code Issues Packages Projects Releases Wiki Activity
Files
d85daa9eccf64d01a014cdebbe8dbbb3e128f567
OSACA/osaca/data
History
Julian Hammer d85daa9ecc added generated mov information to all intel uarchs
2020-01-16 15:19:46 +01:00
..
isa
added v?movhp[sd] and many cmp instructions
2020-01-14 15:52:28 +01:00
bdw.yml
added generated mov information to all intel uarchs
2020-01-16 15:19:46 +01:00
csx.yml
added generated mov information to all intel uarchs
2020-01-16 15:19:46 +01:00
generate_mov_entries.py
also added pmovs and updated some port numbers
2020-01-16 15:10:41 +01:00
hsw.yml
added generated mov information to all intel uarchs
2020-01-16 15:19:46 +01:00
ivb.yml
added generated mov information to all intel uarchs
2020-01-16 15:19:46 +01:00
model_importer.py
changed DBs to new port_pressure structure
2019-10-16 10:06:47 +02:00
skx.yml
added generated mov information to all intel uarchs
2020-01-16 15:19:46 +01:00
snb.yml
added generated mov information to all intel uarchs
2020-01-16 15:19:46 +01:00
tx2.yml
enhanced for dynamic ST throughput combination
2020-01-14 10:49:47 +01:00
zen1.yml
enhanced for dynamic ST throughput combination
2020-01-14 10:49:47 +01:00
Powered by Gitea Version: 1.25.4 Page: 53ms Template: 4ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API