Lerking/micropython
1
0
Fork 0
mirror of https://github.com/micropython/micropython.git synced 2025-12-16 01:40:14 +01:00
Code Issues Actions 2 Packages Projects Releases Wiki Activity
Files
d20d19783d28972367db1fcf1c134f67e5e99dc7
micropython/ports/stm32/boards/stm32u5a5_af.csv
Yuuki NAGAO d20d19783d stm32: Add STM32U5 support. 
This change adds STM32U5 support to the STM32 port.
STM32U5A5ZJ: https://www.st.com/ja/microcontrollers-microprocessors/stm32u5a5zj.html

Signed-off-by: Yuuki NAGAO <wf.yn386@gmail.com>
2025-10-30 07:38:18 +09:00

50 KiB
Raw Blame History

1Port Pin AF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10 AF11 AF12 AF13 AF14 AF15 ADC
2CRS/LPTIM1/SYS_AFLPTIM1/TIM1/2/5/8I2C5/6/LPTIM1/2/3/TIM1/2/3/4/5ADF1/I2C4/OCTOSPIM_P1/OTG_HS/SAI1/SPI2/TIM1/8/USART2DCMI/I2C1/2/3/4/5/LPTIM3DCMI/I2C4/MDF1/OCTOSPIM_P1/2/SPI1/2/3I2C3/MDF1/OCTOSPIM_P2/SPI3LCD/USART1/2/3/6HSPI1/LCD/LPUART1/SDMMC1/UART4/5CAN1/TSCCRS/DCMI/OCTOSPIM_P1/2/OTG_HSDSI/FMC/LPGPIO1/SDMMC2/UCPD1COMP1/2/FMC/SDMMC1/2/SYS_AFLPTIM2/4/SAI1/2LPTIM2/3/TIM2/15/16/17SYS ADC
3PortAPA0 TIM2_CH1 TIM5_CH1 TIM8_ETR SPI3_RDY USART2_CTSUART4_TX OCTOSPIM_P2_NCSSDMMC2_CMDAUDIOCLKTIM2_ETR EVENTOUTADC1_IN5/ADC2_IN5
4PortAPA1 LPTIM1_CH2TIM2_CH2 TIM5_CH2 I2C1_SMBA SPI1_SCKUSART2_RTS_DEUART4_RX OCTOSPIM_P1_DQSLPGPIO1_P0TIM15_CH1NEVENTOUTADC1_IN6/ADC2_IN6
5PortAPA2 TIM2_CH3 TIM5_CH3 SPI1_RDYUSART2_TX LPUART1_TXOCTOSPIM_P1_NCSUCPD1_FRSTX1TIM15_CH1EVENTOUTADC1_IN7/ADC2_IN7
6PortAPA3 TIM2_CH4 TIM5_CH4 SAI1_CK1USART2_RX LPUART1_RXOCTOSPIM_P1_CLKLPGPIO1_P1SAI1_MCLK_ATIM15_CH2EVENTOUTADC1_IN8/ADC2_IN8
7PortAPA4 OCTOSPIM_P1_NCSSPI1_NSSSPI3_NSSUSART2_CK DCMI_HSYNC/PSSI_DESAI1_FS_BLPTIM2_CH1EVENTOUTADC1_IN9/ADC2_IN9/ADC4_IN9
8PortAPA5 CSLEEPTIM2_CH1 TIM2_ETRTIM8_CH1N PSSI_D14SPI1_SCKUSART3_RXLPTIM2_ETREVENTOUTADC1_IN10/ADC2_IN10/ADC4_IN10
9PortAPA6 CDSTOPTIM1_BKIN TIM3_CH1 TIM8_BKIN DCMI_PIXCLK/PSSI_PDCKSPI1_MISOUSART3_CTSLPUART1_CTSOCTOSPIM_P1_IO3LPGPIO1_P2TIM16_CH1EVENTOUTADC1_IN11/ADC2_IN11/ADC4_IN11
10PortAPA7 SRDSTOPTIM1_CH1N TIM3_CH2 TIM8_CH1N I2C3_SCLSPI1_MOSIUSART3_TXOCTOSPIM_P1_IO2LPTIM2_CH2TIM17_CH1EVENTOUTADC1_IN12/ADC2_IN12/ADC4_IN20
11PortAPA8 MCOTIM1_CH1 SAI1_CK2SPI1_RDY USART1_CK OTG_HS_SOFTRACECLKSAI1_SCK_ALPTIM2_CH1EVENTOUT
12PortAPA9 TIM1_CH2 SPI2_SCKDCMI_D0/PSSI_D0USART1_TX SAI1_FS_ATIM15_BKINEVENTOUT
13PortAPA10CRS_SYNCTIM1_CH3 LPTIM2_IN2SAI1_D1DCMI_D1/PSSI_D1USART1_RX OTG_HS_IDSAI1_SD_ATIM17_BKINEVENTOUT
14PortAPA11TIM1_CH4 TIM1_BKIN2SPI1_MISOUSART1_CTSFDCAN1_RX EVENTOUT
15PortAPA12TIM1_ETR SPI1_MOSIOCTOSPIM_P2_NCSUSART1_RTS_DEFDCAN1_TX EVENTOUT
16PortAPA13JTMS/SWDIO IR_OUTSAI1_SD_BEVENTOUT
17PortAPA14JTCK/SWCLK LPTIM1_CH1I2C1_SMBAI2C4_SMBAOTG_HS_SOFSAI1_FS_BEVENTOUT
18PortAPA15JTDI TIM2_CH1 TIM2_ETRUSART2_RXSPI1_NSSSPI3_NSSUSART3_RTS_DEUART4_RTS_DESAI2_FS_BEVENTOUT
19PortBPB0 TIM1_CH2N TIM3_CH3 TIM8_CH2NLPTIM3_CH1SPI1_NSSUSART3_CKOCTOSPIM_P1_IO1LPGPIO1_P9COMP1_OUTAUDIOCLKEVENTOUTADC1_IN15/ADC2_IN15/ADC4_IN18
20PortBPB1 TIM1_CH3N TIM3_CH4 TIM8_CH3NLPTIM3_CH2MDF1_SDI0USART3_RTS_DELPUART1_RTS_DEOCTOSPIM_P1_IO0LPGPIO1_P3LPTIM2_IN1EVENTOUTADC1_IN16/ADC2_IN16/ADC4_IN19
21PortBPB2 LPTIM1_CH1TIM8_CH4NI2C3_SMBASPI1_RDYMDF1_CKI0LCD_B1OCTOSPIM_P1_DQSUCPD1_FRSTX1EVENTOUTADC1_IN17/ADC2_IN17
22PortBPB3 JTDO/TRACESWOTIM2_CH2 LPTIM1_CH1ADF1_CCK0I2C1_SDASPI1_SCKSPI3_SCKUSART1_RTS_DECRS_SYNC LPGPIO1_P11SDMMC2_D2SAI1_SCK_BEVENTOUT
23PortBPB4 NJTRST LPTIM1_CH2 TIM3_CH1 ADF1_SDI0I2C3_SDASPI1_MISOSPI3_MISOUSART1_CTSUART5_RTS_DETSC_G2_IO1DCMI_D12/PSSI_D12LPGPIO1_P12SDMMC2_D3SAI1_MCLK_BTIM17_BKINEVENTOUT
24PortBPB5 LPTIM1_IN1 TIM3_CH2 OCTOSPI1_NCLKI2C1_SMBA SPI1_MOSISPI3_MOSIUSART1_CKUART5_CTSTSC_G2_IO2DCMI_D10/PSSI_D10COMP2_OUTSAI1_SD_BTIM16_BKINEVENTOUT
25PortBPB6 LPTIM1_ETR TIM4_CH1 TIM8_BKIN2I2C1_SCL I2C4_SCLMDF1_SDI5USART1_TX TSC_G2_IO3DCMI_D5/PSSI_D5SAI1_FS_BTIM16_CH1NEVENTOUT
26PortBPB7 LPTIM1_IN2TIM4_CH2 TIM8_BKINI2C1_SDA I2C4_SDAMDF1_CKI5USART1_RX UART4_CTSTSC_G2_IO4DCMI_VSYNC/PSSI_RDYFMC_NLTIM17_CH1NEVENTOUT
27PortBPB8 TIM4_CH3 SAI1_CK1I2C1_SCL MDF1_CCK0SPI3_RDYLCD_B1SDMMC1_CKINFDCAN1_RX DCMI_D6/PSSI_D6SDMMC2_D4SDMMC1_D4SAI1_MCLK_ATIM16_CH1EVENTOUT
28PortBPB9 IR_OUT TIM4_CH4 SAI1_D2I2C1_SDA SPI2_NSSSDMMC1_CDIRFDCAN1_TX DCMI_D7/PSSI_D7SDMMC2_D5SDMMC1_D5SAI1_FS_ATIM17_CH1EVENTOUT
29PortBPB10TIM2_CH3 LPTIM3_CH1 I2C4_SCLI2C2_SCL SPI2_SCKUSART3_TX LPUART1_RXTSC_SYNCOCTOSPIM_P1_CLKLPGPIO1_P4COMP1_OUTSAI1_SCK_AEVENTOUT
30PortBPB11TIM2_CH4 I2C4_SDAI2C2_SDA SPI2_RDY USART3_RX LPUART1_TXOCTOSPIM_P1_NCSCOMP2_OUTEVENTOUT
31PortBPB12TIM1_BKIN I2C6_SMBAI2C2_SMBASPI2_NSSMDF1_SDI1USART3_CK LPUART1_RTS_DETSC_G1_IO1OCTOSPIM_P1_NCLKSAI2_FS_ATIM15_BKINEVENTOUT
32PortBPB13TIM1_CH1N LPTIM3_IN1 I2C2_SCLSPI2_SCKMDF1_CKI1USART3_CTSLPUART1_CTSTSC_G1_IO2SAI2_SCK_ATIM15_CH1NEVENTOUT
33PortBPB14TIM1_CH2N LPTIM3_ETRTIM8_CH2NI2C2_SDASPI2_MISOMDF1_SDI2USART3_RTS_DETSC_G1_IO3SDMMC2_D0SAI2_MCLK_ATIM15_CH1EVENTOUT
34PortBPB15RTC_REFIN TIM1_CH3N LPTIM2_IN2TIM8_CH3N SPI2_MOSIMDF1_CKI2FMC_NBL1SDMMC2_D1SAI2_SD_ATIM15_CH2EVENTOUT
35PortCPC0 LPTIM1_IN1 OCTOSPIM_P1_IO7I2C3_SCLSPI2_RDYMDF1_SDI4USART6_CTSLPUART1_RXSDMMC1_D5SAI2_FS_ALPTIM2_IN1EVENTOUTADC1_IN1/ADC2_IN1/ADC4_IN1
36PortCPC1 TRACED0 LPTIM1_CH1SPI2_MOSII2C3_SDAMDF1_CKI4USART6_CKLPUART1_TXOCTOSPIM_P1_IO4SDMMC2_CKSAI1_SD_AEVENTOUTADC1_IN2/ADC2_IN2/ADC4_IN2
37PortCPC2 LPTIM1_IN2 SPI2_MISOMDF1_CCK1USART6_RXOCTOSPIM_P1_IO5LPGPIO1_P5EVENTOUTADC1_IN3/ADC2_IN3/ADC4_IN3
38PortCPC3 LPTIM1_ETRLPTIM3_CH1SAI1_D1SPI2_MOSIUSART6_TXOCTOSPIM_P1_IO6SAI1_SD_ALPTIM2_ETREVENTOUT
39PortCPC4 I2C6_SMBAUSART3_RX OCTOSPIM_P1_IO7EVENTOUTADC1_IN13/ADC2_IN13/ADC4_IN22
40PortCPC5 TIM1_CH4N SAI1_D3PSSI_D15USART3_RXEVENTOUTADC1_IN14/ADC2_IN14/ADC4_IN23
41PortCPC6 CSLEEPTIM3_CH1TIM8_CH1 MDF1_CKI3LCD_R0SDMMC1_D0DIR TSC_G4_IO1DCMI_D0/PSSI_D0SDMMC2_D6SDMMC1_D6SAI2_MCLK_AEVENTOUT
42PortCPC7 CDSTOPTIM3_CH2 TIM8_CH2 MDF1_SDI3LCD_R1SDMMC1_D123DIR TSC_G4_IO2DCMI_D1/PSSI_D1SDMMC2_D7SDMMC1_D7SAI2_MCLK_BLPTIM2_CH2EVENTOUT
43PortCPC8 SRDSTOPTIM3_CH3 TIM8_CH3 USART6_RXTSC_G4_IO3DCMI_D2/PSSI_D2SDMMC1_D0 LPTIM3_CH1EVENTOUT
44PortCPC9 TRACED0TIM8_BKIN2TIM3_CH4 TIM8_CH4 DCMI_D3/PSSI_D3USART6_TXTSC_G4_IO4SDMMC1_D1 LPTIM3_CH2EVENTOUT
45PortCPC10TRACED1LPTIM3_ETR ADF1_CCK1SPI3_SCKUSART3_TX UART4_TX TSC_G3_IO2DCMI_D8/PSSI_D8LPGPIO1_P8SDMMC1_D2 SAI2_SCK_BEVENTOUT
46PortCPC11LPTIM3_IN1 ADF1_SDI0DCMI_D2/PSSI_D2OCTOSPIM_P1_NCSSPI3_MISOUSART3_RX UART4_RX TSC_G3_IO3DCMI_D4/PSSI_D4UCPD1_FRSTX2SDMMC1_D3 SAI2_MCLK_BEVENTOUT
47PortCPC12TRACED3 SPI3_MOSIUSART3_CK UART5_TX TSC_G3_IO4DCMI_D9/PSSI_D9LPGPIO1_P10SAI2_SD_BEVENTOUT
48PortCPC13EVENTOUT
49PortCPC14EVENTOUT
50PortCPC15EVENTOUT
51PortDPD0 I2C6_SDATIM8_CH4N I2C5_SDASPI2_NSS LCD_B4FDCAN1_RX FMC_D2EVENTOUT
52PortDPD1 I2C6_SCLI2C5_SCLSPI2_SCKLCD_B5FDCAN1_TX FMC_D3EVENTOUT
53PortDPD2 TRACED2 TIM3_ETR I2C5_SMBAUSART3_RTS_DEUART5_RX TSC_SYNCDCMI_D11/PSSI_D11LPGPIO1_P7SDMMC1_CMD LPTIM4_ETREVENTOUT
54PortDPD3 I2C6_SMBASPI2_SCKDCMI_D5/PSSI_D5SPI2_MISO MDF1_SDI0USART2_CTSLCD_CLKOCTOSPIM_P2_NCSFMC_CLK EVENTOUT
55PortDPD4 SPI2_MOSIMDF1_CKI0USART2_RTS_DEOCTOSPIM_P1_IO4FMC_NOE EVENTOUT
56PortDPD5 SPI2_RDY USART2_TX OCTOSPIM_P1_IO5FMC_NWE EVENTOUT
57PortDPD6 SAI1_D1DCMI_D10/PSSI_D10SPI3_MOSIMDF1_SDI1USART2_RX LCD_DEOCTOSPIM_P1_IO6SDMMC2_CK FMC_NWAIT SAI1_SD_AEVENTOUT
58PortDPD7 SPI1_MOSI/I2S1_SDO USART2_CK OCTOSPIM_P1_IO7SDMMC2_CMD FMC_NCE/FMC_NE1 LPTIM4_OUTEVENTOUT
59PortDPD8 USART3_TX LCD_R3DCMI_HSYNC/PSSI_DEFMC_D13EVENTOUT
60PortDPD9 LPTIM2_IN2USART3_RX LCD_R4DCMI_PIXCLK/PSSI_PDCKFMC_D14SAI2_MCLK_ALPTIM3_IN1EVENTOUT
61PortDPD10LPTIM2_CH2I2C5_SMBAUSART3_CK LCD_R5TSC_G6_IO1FMC_D15SAI2_SCK_ALPTIM3_ETREVENTOUT
62PortDPD11I2C4_SMBA USART3_CTSLCD_R6TSC_G6_IO2FMC_A16/FMC_CLESAI2_SD_ALPTIM2_ETREVENTOUTADC4_IN15
63PortDPD12TIM4_CH1 I2C4_SCL USART3_RTS_DELCD_R7TSC_G6_IO3FMC_ALE/FMC_A17SAI2_FS_ALPTIM2_IN1EVENTOUTADC4_IN16
64PortDPD13TIM4_CH2 I2C4_SDA USART6_CTSLCD_VSYNCTSC_G6_IO4LPGPIO1_P6FMC_A18 LPTIM4_IN1LPTIM2_CH1EVENTOUTADC4_IN17
65PortDPD14TIM4_CH3 USART6_CKLCD_B2FMC_D0LPTIM3_CH1EVENTOUT
66PortDPD15TIM4_CH4 USART6_RTS_DELCD_B3FMC_D1LPTIM3_CH2EVENTOUT
67PortEPE0 TIM4_ETR USART6_RXLCD_HSYNCDCMI_D2/PSSI_D2LPGPIO1_P13FMC_NBL0 TIM16_CH1EVENTOUT
68PortEPE1 USART6_TXLCD_VSYNCDCMI_D3/PSSI_D3FMC_NBL1 TIM17_CH1EVENTOUT
69PortEPE2 TRACECLK TIM3_ETRSAI1_CK1 USART6_CKLCD_R0TSC_G7_IO1LPGPIO1_P14FMC_A23 SAI1_MCLK_AEVENTOUT
70PortEPE3 TRACED0 TIM3_CH1OCTOSPIM_P1_DQSUSART6_CTSLCD_R1TSC_G7_IO2LPGPIO1_P15FMC_A19 SAI1_SD_BEVENTOUT
71PortEPE4 TRACED1 TIM3_CH2SAI1_D2MDF1_SDI3USART6_RTS_DELCD_B0TSC_G7_IO3DCMI_D4/PSSI_D4FMC_A20 SAI1_FS_AEVENTOUT
72PortEPE5 TRACED2 TIM3_CH3SAI1_CK2MDF1_CKI3LCD_G0TSC_G7_IO4DCMI_D6/PSSI_D6FMC_A21 SAI1_SCK_AEVENTOUT
73PortEPE6 TRACED3 TIM3_CH4SAI1_D1LCD_G1DCMI_D7/PSSI_D7FMC_A22 SAI1_SD_AEVENTOUT
74PortEPE7 TIM1_ETR MDF1_SDI2LCD_B6FMC_D4SAI1_SD_BEVENTOUT
75PortEPE8 TIM1_CH1N MDF1_CKI2LCD_B7FMC_D5SAI1_SCK_BEVENTOUT
76PortEPE9 TIM1_CH1 ADF1_CCK0MDF1_CCK0LCD_G2OCTOSPIM_P1_NCLKFMC_D6SAI1_FS_BEVENTOUT
77PortEPE10TIM1_CH2N ADF1_SDI0MDF1_SDI4LCD_G3TSC_G5_IO1OCTOSPIM_P1_CLKFMC_D7SAI1_MCLK_BEVENTOUT
78PortEPE11TIM1_CH2 SPI1_RDYMDF1_CKI4LCD_G4TSC_G5_IO2OCTOSPIM_P1_NCSFMC_D8EVENTOUT
79PortEPE12TIM1_CH3N SPI1_NSSMDF1_SDI5LCD_G5TSC_G5_IO3OCTOSPIM_P1_IO0FMC_D9EVENTOUT
80PortEPE13TIM1_CH3 SPI1_SCKMDF1_CKI5LCD_G6TSC_G5_IO4OCTOSPIM_P1_IO1FMC_D10EVENTOUT
81PortEPE14TIM1_CH4 TIM1_BKIN2SPI1_MISOLCD_G7OCTOSPIM_P1_IO2FMC_D11EVENTOUT
82PortEPE15TIM1_BKIN TIM1_CH4NSPI1_MOSILCD_R2OCTOSPIM_P1_IO3FMC_D12EVENTOUT
83PortFPF0 I2C6_SDAI2C2_SDAOCTOSPIM_P2_IO0USART6_TXFMC_A0 EVENTOUT
84PortFPF1 I2C6_SCLI2C2_SCL OCTOSPIM_P2_IO1USART6_RXFMC_A1 EVENTOUT
85PortFPF2 LPTIM3_CH2 I2C2_SMBA OCTOSPIM_P2_IO2USART6_CKFMC_A2 EVENTOUT
86PortFPF3 LPTIM3_IN1 ADF1_CCK0OCTOSPIM_P2_IO3MDF1_CCK0USART6_CTSUART5_TXFMC_A3 EVENTOUT
87PortFPF4 LPTIM3_ETR ADF1_SDI0OCTOSPIM_P2_CLKMDF1_SDI0USART6_RTS_DEUART5_RXFMC_A4 EVENTOUT
88PortFPF5 LPTIM3_CH1 OCTOSPIM_P2_NCLKMDF1_CKI0FMC_A5 EVENTOUT
89PortFPF6 TIM5_ETR TIM5_CH1DCMI_D12/PSSI_D12OCTOSPIM_P2_NCSOCTOSPIM_P1_IO3SAI1_SD_BEVENTOUT
90PortFPF7 TIM5_CH2FDCAN1_RXOCTOSPIM_P1_IO2SAI1_MCLK_BEVENTOUT
91PortFPF8 TIM5_CH3PSSI_D14FDCAN1_TXOCTOSPIM_P1_IO0SAI1_SCK_BEVENTOUT
92PortFPF9 TIM5_CH4PSSI_D15OCTOSPIM_P1_IO1SAI1_FS_BTIM15_CH1EVENTOUT
93PortFPF10OCTOSPIM_P1_CLKPSSI_D15 MDF1_CCK1DCMI_D11/PSSI_D11DSI_TESAI1_D3TIM15_CH2EVENTOUT
94PortFPF11OCTOSPIM_P1_NCLKLCD_DEDCMI_D12/PSSI_D12DSI_TELPTIM4_IN1EVENTOUTADC1_INP2
95PortFPF12OCTOSPIM_P2_LCD_B0FMC_A6 LPTIM4_ETREVENTOUTADC1_INP6/ADC1_INN2
96PortFPF13I2C4_SMBA LCD_B1UCPD1_FRSTX2FMC_A7 LPTIM4_OUTEVENTOUTADC2_INP2
97PortFPF14I2C4_SCLLCD_G0TSC_G8_IO1FMC_A8 EVENTOUTADC4_IN5
98PortFPF15I2C4_SDA LCD_G1TSC_G8_IO2FMC_A9 EVENTOUTADC4_IN6
99PortGPG0 OCTOSPIM_P2_IO4TSC_G8_IO3FMC_A10 EVENTOUTADC4_IN7
100PortGPG1 OCTOSPIM_P2_IO5TSC_G8_IO4FMC_A11 EVENTOUTADC4_IN8
101PortGPG2 SPI1_SCKFMC_A12 SAI2_SCK_BEVENTOUT
102PortGPG3 SPI1_MISOFMC_A13 SAI2_FS_BEVENTOUT
103PortGPG4 SPI1_MOSIFMC_A11 SAI2_MCLK_BEVENTOUT
104PortGPG5 SPI1_NSSLPUART1_CTSDSI_TEFMC_A12 SAI2_SD_BEVENTOUT
105PortGPG6 OCTOSPIM_P1_DQSI2C3_SMBASPI1_RDY LCD_R1LPUART1_RTS_DEUCPD1_FRSTX1EVENTOUT
106PortGPG7 SAI1_CK1I2C3_SCLOCTOSPIM_P2_DQSMDF1_CCK0LPUART1_TXUCPD1_FRSTX2FMC_INT SAI1_MCLK_AEVENTOUT
107PortGPG8 I2C3_SDALPUART1_RXEVENTOUT
108PortGPG9 OCTOSPIM_P2_IO6SPI3_SCKUSART1_TXFMC_NCE/FMC_NE2SAI2_SCK_ATIM15_CH1NEVENTOUT
109PortGPG10LPTIM1_IN1OCTOSPIM_P2_IO7SPI3_MISOUSART1_RXFMC_NE3 SAI2_FS_ATIM15_CH1EVENTOUT
110PortGPG11LPTIM1_IN2 OCTOSPIM_P1_IO5SPI3_MOSIUSART1_CTSSAI2_MCLK_ATIM15_CH2EVENTOUT
111PortGPG12LPTIM1_ETROCTOSPIM_P2_NCSSPI3_NSSUSART1_RTS_DEFMC_NE4 SAI2_SD_AEVENTOUT
112PortGPG13I2C1_SDASPI3_RDYUSART1_CKLCD_R0FMC_A24 EVENTOUT
113PortGPG14LPTIM1_CH2I2C1_SCLLCD_R1FMC_A25 EVENTOUT
114PortGPG15LPTIM1_CH1I2C1_SMBAOCTOSPIM_P2_DQSDCMI_D13/PSSI_D13EVENTOUT
115PortHPH0 EVENTOUT
116PortHPH1 EVENTOUT
117PortHPH2 OCTOSPIM_P1_IO4EVENTOUT
118PortHPH3 EVENTOUT
119PortHPH4 I2C5_SDAI2C2_SCLOCTOSPIM_P2_DQSPSSI_D14EVENTOUT
120PortHPH5 I2C5_SCLI2C2_SDADCMI_PIXCLK/PSSI_PDCKEVENTOUT
121PortHPH6 I2C5_SMBAI2C2_SMBA OCTOSPIM_P2_CLKDCMI_D8/PSSI_D8EVENTOUT
122PortHPH7 I2C3_SCL OCTOSPIM_P2_NCLKDCMI_D9/PSSI_D9EVENTOUT
123PortHPH8 I2C3_SDA OCTOSPIM_P2_IO3DCMI_HSYNC/PSSI_DEEVENTOUT
124PortHPH9 I2C3_SMBA OCTOSPIM_P2_IO4HSPI1_NCSDCMI_D0/PSSI_D0EVENTOUT
125PortHPH10TIM5_CH1 OCTOSPIM_P2_IO5HSPI1_IO0DCMI_D1/PSSI_D1EVENTOUT
126PortHPH11TIM5_CH2 OCTOSPIM_P2_IO6HSPI1_IO1DCMI_D2/PSSI_D2EVENTOUT
127PortHPH12TIM5_CH3 TIM8_CH4NOCTOSPIM_P2_IO7HSPI1_IO2DCMI_D3/PSSI_D3EVENTOUT
128PortHPH13TIM8_CH1N HSPI1_IO3FDCAN1_TX EVENTOUT
129PortHPH14TIM8_CH2N HSPI1_IO4FDCAN1_RX DCMI_D4/PSSI_D4EVENTOUT
130PortHPH15TIM8_CH3N OCTOSPIM_P2_IO6HSPI1_IO5DCMI_D11/PSSI_D11EVENTOUT
131PortIPI0 TIM5_CH4 OCTOSPIM_P1_IO5SPI2_NSSHSPI1_IO6DCMI_D13/PSSI_D13EVENTOUT
132PortIPI1 SPI2_SCKOCTOSPIM_P2_IO2HSPI1_IO7DCMI_D8/PSSI_D8EVENTOUT
133PortIPI2 TIM8_CH4 SPI2_MISOOCTOSPIM_P2_IO1HSPI1_DQS0DCMI_D9/PSSI_D9EVENTOUT
134PortIPI3 TIM8_ETR SPI2_MOSIOCTOSPIM_P2_IO0HSPI1_CLKDCMI_D10/PSSI_D10EVENTOUT
135PortIPI4 TIM8_BKIN SPI2_RDYHSPI1_NCLKDCMI_D5/PSSI_D5EVENTOUT
136PortIPI5 TIM8_CH1 OCTOSPIM_P2_NCSDCMI_VSYNC/PSSI_RDYEVENTOUT
137PortIPI6 TIM8_CH2 OCTOSPIM_P2_CLKDCMI_D6/PSSI_D6EVENTOUT
138PortIPI7 TIM8_CH3 OCTOSPIM_P2_NCLKDCMI_D7/PSSI_D7EVENTOUT
139PortIPI8 HSPI1_DQS1EVENTOUT
140PortIPI9 HSPI1_IO8EVENTOUT
141PortIPI10PI11PI12PI13PI14PI15PI16PI17PI18HSPI1_IO9EVENTOUT
142PortIPI11PI12PI13PI14PI15PI16PI17PI18PI19HSPI1_IO10EVENTOUT
143PortIPI12HSPI1_IO11EVENTOUT
144PortIPI13HSPI1_IO12EVENTOUT
145PortIPI14HSPI1_IO13EVENTOUT
146PortIPI15HSPI1_IO14EVENTOUT
147PortJPJ0I2C5_SMBAHSPI1_IO15EVENTOUT
148PortJPJ1I2C5_SDAEVENTOUT
149PortJPJ2I2C5_SCLEVENTOUT
150PortJPJ3USART6_TXEVENTOUT
151PortJPJ4USART6_RXEVENTOUT
152PortJPJ5USART6_RTS_DEEVENTOUT
153PortJPJ6USART6_CKEVENTOUT
154PortJPJ7USART6_CKEVENTOUT
155PortJPJ8I2C6_SMBAEVENTOUT
156PortJPJ9I2C6_SDAEVENTOUT
157PortJPJ10I2C6_SCLEVENTOUT
158PortJPJ11EVENTOUT
Reference in New Issue View Git Blame Copy Permalink