Andreas Abel
|
b3fddf4449
|
Support for AMX instructions
|
2026-03-07 21:44:27 +01:00 |
|
Andreas Abel
|
9c1f659433
|
Minor improvements
|
2026-01-26 00:53:23 +01:00 |
|
Andreas Abel
|
96992fe7c8
|
Support for RDPRU
Fixes #44
|
2026-01-25 19:15:32 +01:00 |
|
Andreas Abel
|
3eb002078a
|
Add a dependency-breaking instruction for false flag dependencies
Fixes issue #34
|
2026-01-24 23:23:43 +01:00 |
|
Andreas Abel
|
110c563f7d
|
Additional TP experiments
|
2026-01-24 19:39:43 +01:00 |
|
Andreas Abel
|
723c3ae8a2
|
cpuBench support for ARL-E
|
2026-01-18 20:00:06 +01:00 |
|
Andreas Abel
|
f752bfeb6c
|
Add experiments with clean upper 32 bits for 32/64-bit GPR operands
|
2026-01-17 21:17:08 +01:00 |
|
Andreas Abel
|
cea9344dd6
|
Add an additional latency experiment
This makes issues like #29 less likely to occur.
|
2026-01-09 23:25:17 +01:00 |
|
Andreas Abel
|
ca271bea41
|
Add support for {rd,wr}{fs,gs}base
Fixes #30
|
2025-11-23 22:32:46 +01:00 |
|
Andreas Abel
|
eaf5306080
|
PTWRITE support
Fixes #41
Note that PTWRITE potentially has variable throughput, depending on IA32_RTIT_STATUS. This is currently not handled.
|
2025-11-16 21:33:09 +01:00 |
|
Andreas Abel
|
884f82742e
|
Initial support for Arrow Lake
|
2025-11-15 23:40:47 +01:00 |
|
Andreas Abel
|
3980e61377
|
cpuBench support for EMR, MTL, and ZEN5
|
2025-06-08 21:39:09 +02:00 |
|
Andreas Abel
|
c157f74ded
|
improved measurements
|
2022-12-05 17:11:28 +01:00 |
|
Andreas Abel
|
1ef0dc17dc
|
fixes #26
|
2022-12-04 00:17:06 +01:00 |
|
Andreas Abel
|
88d021d86e
|
update
|
2022-11-28 16:32:32 +01:00 |
|
Andreas Abel
|
09e6a3d6fc
|
support for Zen4
|
2022-11-18 11:32:43 +01:00 |
|
Andreas Abel
|
0dcae1fc1e
|
Zen3 fix
|
2022-04-28 00:05:02 +02:00 |
|
Andreas Abel
|
15b1ccb275
|
support for Tremont
|
2022-01-18 19:01:33 +01:00 |
|
Andreas Abel
|
5bffd03b71
|
support for Airmont
|
2022-01-18 02:52:42 +01:00 |
|
Andreas Abel
|
1bbedf2927
|
minor change
|
2022-01-17 16:51:56 +01:00 |
|
Andreas Abel
|
86f4a69813
|
minor fix
|
2022-01-16 20:40:36 +01:00 |
|
Andreas Abel
|
dfbd89b928
|
file ownerships
|
2022-01-15 17:57:28 +01:00 |
|
Andreas Abel
|
c44e017398
|
support for Bonnell
|
2022-01-14 20:22:37 +01:00 |
|
Andreas Abel
|
52e601ebc5
|
support for Goldmont
|
2022-01-13 01:14:41 +01:00 |
|
Andreas Abel
|
73b5ac65e3
|
FP16
|
2022-01-11 23:16:44 +01:00 |
|
Andreas Abel
|
6e55106bf5
|
support for Goldmont Plus
|
2022-01-08 00:53:37 +01:00 |
|
Andreas Abel
|
9c12de2c70
|
FP16
|
2022-01-07 23:40:12 +01:00 |
|
Andreas Abel
|
2a767183a3
|
minor fixes
|
2022-01-03 22:26:54 +01:00 |
|
Andreas Abel
|
3e48d9d667
|
support for Alder Lake
|
2021-12-22 20:59:08 +01:00 |
|
Andreas Abel
|
d6ceaf5db4
|
implicit index
|
2021-11-23 16:09:34 +01:00 |
|
Andreas Abel
|
b1884b72bf
|
update
|
2021-11-17 16:43:06 +01:00 |
|
Andreas Abel
|
04bfd842a4
|
make fixed counters optional
|
2021-10-29 17:32:59 +02:00 |
|
Andreas Abel
|
fc038541df
|
support for Rocket Lake
|
2021-05-28 16:59:43 +02:00 |
|
Andreas Abel
|
77e4985307
|
Issue #23
|
2021-04-26 16:09:11 +02:00 |
|
Andreas Abel
|
2198ebbb65
|
minor fix
|
2021-04-01 20:35:19 +02:00 |
|
Andreas Abel
|
0d35f82778
|
fix for AMD doc
|
2021-03-26 01:13:10 +01:00 |
|
Andreas Abel
|
e7c90594e5
|
improved div_cycles
|
2021-03-24 20:14:42 +01:00 |
|
Andreas Abel
|
313aa5ee30
|
python 3
|
2021-03-13 21:04:52 +01:00 |
|
Andreas Abel
|
d44696f06e
|
additional LEA variants
|
2021-03-12 16:14:32 +01:00 |
|
Andreas Abel
|
5df54f1d1d
|
support for Tiger Lake
|
2021-03-09 22:31:05 +01:00 |
|
Andreas Abel
|
4971d6c23a
|
added -df option
|
2021-03-03 15:47:23 +01:00 |
|
Andreas Abel
|
1d4f3a458a
|
immzero variants
|
2021-01-23 16:13:20 +01:00 |
|
Andreas Abel
|
d0f2ba9cc9
|
padding
|
2021-01-13 16:07:56 +01:00 |
|
Andreas Abel
|
9ce44e1079
|
high8 registers
|
2021-01-04 20:51:23 +01:00 |
|
Andreas Abel
|
a3e586dc12
|
new extensions
|
2020-12-04 20:08:22 +01:00 |
|
Andreas Abel
|
1765470b65
|
complex decoders
|
2020-11-17 16:12:18 +01:00 |
|
Andreas Abel
|
b86665c1c2
|
complex decoder
|
2020-11-16 23:30:27 +01:00 |
|
Bartosz Taudul
|
91cb312015
|
Add missing checks for AVX512VL.
There is one variant of VPCLMULQDQ which requires AVX512F instead. Couldn't be
bothered to find which one it is.
|
2020-11-15 17:26:53 +01:00 |
|
Bartosz Taudul
|
210e09b7ab
|
Add ZEN3 to cpuBench.py.
|
2020-11-12 23:41:35 +01:00 |
|
Andreas Abel
|
bf0906750b
|
support for Cascade Lake
|
2020-10-27 21:48:46 +01:00 |
|