Lerking/OSACA
1
0
Fork 0
mirror of https://github.com/RRZE-HPC/OSACA.git synced 2026-01-10 13:07:06 +01:00
Code Issues Packages Projects Releases Wiki Activity

improved port model scheme

Browse Source
This commit is contained in:
JanLJL
2019-10-31 18:47:50 +01:00
parent eb55693871
commit 687693d2a5
3 changed files with 51 additions and 11 deletions
Download Patch File Download Diff File Expand all files Collapse all files

23
osaca/data/bdw.yml
View File

@@ -17,7 +17,28 @@ load_throughput:
- {base: gpr, index: gpr, offset: imd, scale: 1, port_pressure: [[1, '23'], [1, ['2D', '3D']]]}
- {base: gpr, index: gpr, offset: imd, scale: 8, port_pressure: [[1, '23'], [1, ['2D', '3D']]]}
ports: ['0', 0DV, '1', '2', 2D, '3', 3D, '4', '5', '6', '7']
port_model_scheme: ~
port_model_scheme: |
┌------------------------------------------------------------------------┐
| 97 entry unified scheduler |
└------------------------------------------------------------------------┘
0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
▼ ▼ ▼ ▼ ▼ ▼ ▼ ▼
┌-------┐ ┌-------┐ ┌-----┐ ┌-----┐ ┌-----┐ ┌-------┐ ┌--------┐ ┌------┐
| ALU | | ALU | | LD | | LD | | ST | | ALU | | ALU & | |SIMPLE|
└-------┘ └-------┘ └-----┘ └-----┘ └-----┘ └-------┘ | Shift | | AGU |
┌-------┐ ┌-------┐ ┌-----┐ ┌-----┐ ┌-------┐ └--------┘ └------┘
| 2ND | | Fast | | AGU | | AGU | | Fast | ┌--------┐
| BRANCH| | LEA | └-----┘ └-----┘ | LEA | | BRANCH |
└-------┘ └-------┘ └-------┘ └--------┘
┌-------┐ ┌-------┐ ┌-------┐
|AVX DIV| |AVX FMA| | AVX |
└-------┘ └-------┘ | ALU |
┌-------┐ ┌-------┐ └-------┘
|AVX FMA| |AVX MUL|
└-------┘ └-------┘
┌-------┐ ┌-------┐
|AVX MUL| |AVX ADD|
└-------┘ └-------┘
instruction_forms:
- name: MOV
operands:

18
osaca/data/csx.yml
View File

@@ -27,12 +27,12 @@ port_model_scheme: |
| ALU | | ALU | | LD | | LD | | ST | | ALU | | ALU & | | AGU |
└-------┘ └-------┘ └-----┘ └-----┘ └-----┘ └-------┘ | Shift | └-----┘
┌-------┐ ┌-------┐ ┌-----┐ ┌-----┐ ┌-------┐ └--------┘
| 2ND | | Fast | | AGU | | AGU | | Fast |
| BRANCH| | LEA | └-----┘ └-----┘ | LEA |
└-------┘ └-------┘ └-------┘
┌-------┐ ┌-------┐ ┌-------┐
|AVX DIV| |AVX FMA| | AVX |
└-------┘ └-------┘ | SHUF |
| 2ND | | Fast | | AGU | | AGU | | Fast | ┌--------┐
| BRANCH| | LEA | └-----┘ └-----┘ | LEA | | BRANCH |
└-------┘ └-------┘ └-------┘ └--------┘
┌-------┐ ┌-------┐ ┌-------┐
|AVX DIV| |AVX FMA| | AVX |
└-------┘ └-------┘ | SHUF |
┌-------┐ ┌-------┐ └-------┘
|AVX FMA| |AVX MUL| ┌-------┐
└-------┘ └-------┘ |AVX-512|
@@ -50,9 +50,9 @@ port_model_scheme: |
| Shift | | Slow | |AVX-512|
└-------┘ | LEA | | ALU |
┌-------┐ └-------┘ └-------┘
| VNNI | ┌-------┐
└-------┘ | VNNI |
└-------┘
| VNNI | ┌-------┐
└-------┘ | VNNI |
└-------┘
instruction_forms:
- name: addsd
operands:

21
osaca/data/ivb.yml
View File

@@ -17,7 +17,26 @@ load_throughput:
- {base: gpr, index: ~, offset: ~, scale: 1, port_pressure: [[1, '23'], [1, [2D, 3D]]]}
- {base: gpr, index: ~, offset: ~, scale: 8, port_pressure: [[1, '23'], [1, [2D, 3D]]]}
ports: ['0', '0DV', '1', '2', '2D', '3', '3D', '4', '5']
port_model_scheme: ~
port_model_scheme: |
┌-----------------------------------------------------┐
| 54 entry scheduler |
└-----------------------------------------------------┘
0 | 1 | 2 | 3 | 4 | 5 |
▼ ▼ ▼ ▼ ▼ ▼
┌-------┐ ┌-------┐ ┌-----┐ ┌-----┐ ┌-----┐ ┌-------┐
| ALU | | ALU | | LD | | LD | | ST | | ALU |
└-------┘ └-------┘ └-----┘ └-----┘ └-----┘ └-------┘
┌-------┐ ┌-------┐ ┌-----┐ ┌-----┐ ┌-------┐
|AVX DIV| | Fast | | AGU | | AGU | | BRANCH|
└-------┘ | LEA | └-----┘ └-----┘ └-------┘
┌-------┐ └-------┘ ┌-------┐
|AVX MUL| ┌-------┐┌-------┐ | Fast |
└-------┘ |AVX ADD||AVX FMA| | LEA |
┌-------┐ └-------┘└-------┘ └-------┘
| AVX |┌-------┐ ┌-------┐ ┌-------┐
| Shift ||AVX FMA| |AVX MUL| | AVX |
└-------┘└-------┘ └-------┘ | SHUF |
└-------┘
instruction_forms:
- name: mov
operands: