Lerking/OSACA
1
0
Fork 0
mirror of https://github.com/RRZE-HPC/OSACA.git synced 2026-01-05 10:40:06 +01:00
Code Issues Packages Projects Releases Wiki Activity

Merge branch 'feature/tsv110' of github.com:qcjiang/OSACA into feature/tsv110

Browse Source
This commit is contained in:
Qingcai Jiang
2022-02-27 17:19:28 +08:00
parent d51d84afcc 86b62ecb6d
commit a56c972fa3
2 changed files with 7 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
osaca/data/tsv110.yml
View File

@@ -2114,8 +2114,8 @@ instruction_forms:
latency: 1.0
port_pressure: [[1, '012']]
uops: 1
# miscellaneous instructions: sbfz (throughput from asmbench, latency and port data from AArch64SchedTSV110.td)
- name: sbfz
# miscellaneous instructions: sbfiz (throughput from asmbench, latency and port data from AArch64SchedTSV110.td)
- name: sbfiz
operands:
- class: register
prefix: x

6
osaca/semantics/marker_utils.py
View File

@@ -138,7 +138,11 @@ def find_marked_section(
index_start = i + 1
elif comments["end"] == line.comment:
index_end = i
elif line.instruction in mov_instr and len(lines) > i + 1 and lines[i + 1].directive is not None:
elif (
line.instruction in mov_instr
and len(lines) > i + 1
and lines[i + 1].directive is not None
):
source = line.operands[0 if not reverse else 1]
destination = line.operands[1 if not reverse else 0]
# instruction pair matches, check for operands