Lerking/OSACA
1
0
Fork 0
mirror of https://github.com/RRZE-HPC/OSACA.git synced 2026-01-06 19:20:07 +01:00
Code Issues Packages Projects Releases Wiki Activity

adjust sshll instruction

Browse Source
This commit is contained in:
Qingcai Jiang
2022-02-27 17:19:15 +08:00
parent 2eb6023b7a
commit b2a326070f
2 changed files with 1214 additions and 30 deletions
Download Patch File Download Diff File Expand all files Collapse all files

30
osaca/data/tsv110.yml
View File

@@ -508,21 +508,6 @@ instruction_forms:
port_pressure: [[1, '012']]
uops: 1
# shift instructions: [s|u]shll (latency and throughput from asmbench, port data from AArch64SchedTSV110.td)
- name: [sshll, ushll]
operands:
- class: register
prefix: v
shape: '*'
- class: register
prefix: v
shape: '*'
- class: register
prefix: v
shape: '*'
latency: 4.0
throughput: 1.0
port_pressure: [[1, '5']]
uops: 1
- name: [sshll, ushll]
operands:
- class: register
@@ -538,21 +523,6 @@ instruction_forms:
port_pressure: [[1, '5']]
uops: 1
# shift instructions: sshll2 (latency and throughput from asmbench, port data from AArch64SchedTSV110.td)
- name: sshll2
operands:
- class: register
prefix: v
shape: '*'
- class: register
prefix: v
shape: '*'
- class: register
prefix: v
shape: '*'
latency: 4.0
throughput: 1.0
port_pressure: [[1, '5']]
uops: 1
- name: sshll2
operands:
- class: register