Lerking/OSACA
1
0
Fork 0
mirror of https://github.com/RRZE-HPC/OSACA.git synced 2026-01-04 18:20:09 +01:00
Code Issues Packages Projects Releases Wiki Activity

fix some instr for tsv110

Browse Source
This commit is contained in:
Qingcai Jiang
2021-12-30 21:24:41 +08:00
parent 203ea2dfb0
commit b484179e02
1 changed files with 5 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files

10
osaca/data/tsv110.yml
View File

@@ -742,8 +742,8 @@ instruction_forms:
prefix: w
- class: register
prefix: w
- class: immediate
imd: int
- class: register
prefix: w
latency: 1.0
port_pressure: [[1, '012']]
throughput: 0.33333
@@ -3010,9 +3010,9 @@ instruction_forms:
- name: ldp
operands:
- class: register
prefix: x
prefix: w
- class: register
prefix: x
prefix: w
- class: memory
base: x
offset: '*'
@@ -3021,7 +3021,7 @@ instruction_forms:
pre-indexed: false
post-indexed: false
throughput: 1.0
latency: 8.0
latency: 4.0
port_pressure: [[1, '67'], [1, '012']]
uops: 2
- name: ldp