mirror of
https://github.com/micropython/micropython.git
synced 2026-01-05 03:30:14 +01:00
This adds a native code generation backend for RISC-V RV32I CPUs, currently limited to the I, M, and C instruction sets. Signed-off-by: Alessandro Gatti <a.gatti@frob.it>
2.7 KiB
2.7 KiB