Lerking/nanoBench
1
0
Fork 0
mirror of https://github.com/andreas-abel/nanoBench.git synced 2025-12-15 19:10:08 +01:00
Code Issues Packages Projects Releases Wiki Activity

minor change

Browse Source
This commit is contained in:
Andreas Abel
2020-01-11 20:19:29 +01:00
parent 7655c3989f
commit 925d648b9d
1 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
tools/CacheAnalyzer/cacheLib.py
View File

@@ -353,7 +353,7 @@ def getClearHLAddresses(level, cacheSetList, cBox, doNotUseOtherCBoxes):
return clearAddresses
L3SetToWayIDMap = dict()
def getAddresses(level, wayID, cacheSetList, cBox=1, cSlice=0, clearHL=True):
def getAddresses(level, wayID, cacheSetList, cBox=1, cSlice=0):
lineSize = getCacheInfo(1).lineSize
if level <= 2 or (level == 3 and getCacheInfo(3).nSlices is None):
@@ -465,7 +465,7 @@ def getCodeForCacheExperiment(level, seq, initSeq, cacheSetList, cBox, cSlice, c
flush = '!' in seqEl
s = [overrideSet] if overrideSet is not None else cacheSetList
addresses = getAddresses(level, wayID, s, cBox=cBox, cSlice=cSlice, clearHL=clearHL)
addresses = getAddresses(level, wayID, s, cBox=cBox, cSlice=cSlice)
if clearHLAddrList is not None and not flush:
addrLists.append(clearHLAddrList)