Lerking/OSACA
1
0
Fork 0
mirror of https://github.com/RRZE-HPC/OSACA.git synced 2026-01-07 03:30:06 +01:00
Code Issues Packages Projects Releases Wiki Activity

initial upload of zen2 data

Browse Source
This commit is contained in:
JanLJL
2020-03-03 14:15:34 +01:00
parent e7c43fa3e7
commit 7a8f5862a3
2 changed files with 1044 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1039
osaca/data/zen2.yml Normal file
View File

File diff suppressed because it is too large Load Diff

8
osaca/osaca.py
View File

@@ -66,7 +66,9 @@ def create_parser(parser=None):
'-V', '--version', action='version', version='%(prog)s ' + __find_version('__init__.py')
)
parser.add_argument(
'--arch', type=str, help='Define architecture (SNB, IVB, HSW, BDW, SKX, CSX, ZEN1, TX2).'
'--arch',
type=str,
help='Define architecture (SNB, IVB, HSW, BDW, SKX, CSX, ZEN1, ZEN2, TX2).',
)
parser.add_argument(
'--fixed',
@@ -130,7 +132,7 @@ def check_arguments(args, parser):
:param args: arguments given from :class:`~argparse.ArgumentParser` after parsing
:param parser: :class:`~argparse.ArgumentParser` object
"""
supported_archs = ['SNB', 'IVB', 'HSW', 'BDW', 'SKX', 'CSX', 'ZEN1', 'TX2']
supported_archs = ['SNB', 'IVB', 'HSW', 'BDW', 'SKX', 'CSX', 'ZEN1', 'ZEN2', 'TX2']
supported_import_files = ['ibench', 'asmbench']
if 'arch' in args and (args.arch is None or args.arch.upper() not in supported_archs):
@@ -188,7 +190,7 @@ def insert_byte_marker(args):
output_file=marked_assembly,
block_selection='manual',
pointer_increment='auto_with_manual_fallback',
isa=MachineModel.get_isa_for_arch(args.arch)
isa=MachineModel.get_isa_for_arch(args.arch),
)
marked_assembly.seek(0)