Lerking/OSACA
1
0
Fork 0
mirror of https://github.com/RRZE-HPC/OSACA.git synced 2025-12-16 00:50:06 +01:00
Code Issues Packages Projects Releases Wiki Activity

bugfixed CLX as uarch flag

Browse Source
This commit is contained in:
JanLJL
2021-04-19 00:34:21 +02:00
parent e6a54ee131
commit a82a0e24a3
1 changed files with 3 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

7
osaca/osaca.py
View File

@@ -20,7 +20,6 @@ SUPPORTED_ARCHS = [
"BDW",
"SKX",
"CSX",
"CLX",
"ICL",
"ZEN1",
"ZEN2",
@@ -182,6 +181,9 @@ def check_arguments(args, parser):
"""
supported_import_files = ["ibench", "asmbench"]
# manually set CLX to CSX to support both abbreviations
if args.arch.upper() == "CLX":
args.arch = "CSX"
if args.arch is None and (args.check_db or "import_data" in args):
parser.error(
"DB check and data import cannot work with a default microarchitecture. "
@@ -191,9 +193,6 @@ def check_arguments(args, parser):
parser.error(
"Microarchitecture not supported. Please see --help for all valid architecture codes."
)
# manually set CLX to CSX to support both abbreviations
if args.arch.upper() == "CLX":
args.arch = "CSX"
if "import_data" in args and args.import_data not in supported_import_files:
parser.error(
"Microbenchmark not supported for data import. Please see --help for all valid "