JanLJL
|
69ca847289
|
minor enhancements for scheduling
|
2020-07-23 15:55:56 +02:00 |
|
JanLJL
|
163ed99539
|
adjustments and bugfixes
|
2020-07-13 18:53:19 +02:00 |
|
JanLJL
|
3b0fe8bad8
|
Merge branch 'master' into A64FX
|
2020-07-13 14:41:49 +02:00 |
|
JanLJL
|
33f6eaf241
|
bugfixes for A64FX
|
2020-07-06 18:48:54 +02:00 |
|
Cloud User
|
249b5d2a14
|
initial implementation of Neoverse N1 support
|
2020-06-30 20:28:57 +00:00 |
|
JanLJL
|
21a9f0b3e6
|
initial commit for trying to support a64fx
|
2020-06-26 05:20:40 +02:00 |
|
JanLJL
|
252534f193
|
PEP8 adjustments
|
2020-06-25 21:56:18 +02:00 |
|
JanLJL
|
63588958c3
|
two new instrs
|
2020-06-25 21:55:10 +02:00 |
|
JanLJL
|
9694d6843d
|
prettified aarch64 ISA DB
|
2020-06-25 21:54:52 +02:00 |
|
JanLJL
|
ed337e4bdc
|
improvements for uops.info importer script
|
2020-06-25 21:53:41 +02:00 |
|
JanLJL
|
4ad7f38af3
|
few more instructions
|
2020-06-24 17:41:30 +02:00 |
|
JanLJL
|
04b498c374
|
added initial support for Intel Ice Lake (ICL)
|
2020-06-22 22:15:14 +02:00 |
|
JanLJL
|
2b573b2cdd
|
more instructions
|
2020-05-04 18:50:58 +02:00 |
|
JanLJL
|
d86ac12b17
|
added some instructions
|
2020-04-08 15:54:31 +02:00 |
|
JanLJL
|
37821b10b2
|
added bs4 dependency for Travis
|
2020-04-02 09:08:08 +02:00 |
|
JanLJL
|
c28911c060
|
more instructions
|
2020-03-30 18:27:33 +02:00 |
|
JanLJL
|
fd9a8564fe
|
removed duplicates in CSX DB
|
2020-03-30 18:18:35 +02:00 |
|
JanLJL
|
2b28707185
|
fixed wrong import of mm registers
|
2020-03-17 12:56:12 +01:00 |
|
JanLJL
|
a2204aa333
|
fixed duplicates in SNB machine model
|
2020-03-16 17:28:08 +01:00 |
|
JanLJL
|
08923d4141
|
more instruction forms and added wildcard support for registers in ISA DB
|
2020-03-12 15:07:51 +01:00 |
|
JanLJL
|
7aa8b40bd3
|
bugfixes
|
2020-03-12 15:06:02 +01:00 |
|
JanLJL
|
9318181902
|
added reg-only fallback for mem-instructions not found in ISA DB
|
2020-03-10 17:15:57 +01:00 |
|
JanLJL
|
07b51c6705
|
imported reg-only instructions with port util from uops.info for ZEN2
|
2020-03-10 14:32:31 +01:00 |
|
JanLJL
|
057f2fcd62
|
version bump
|
2020-03-09 16:52:07 +01:00 |
|
JanLJL
|
7a8f5862a3
|
initial upload of zen2 data
|
2020-03-03 14:15:34 +01:00 |
|
JanLJL
|
32b82c7824
|
minor fixes and removed unnecessary load_tps
|
2020-02-26 15:40:52 +01:00 |
|
Julian Hammer
|
05b47ff1a8
|
added instructions (with 2D and 3D ports) from uops.info
|
2020-02-05 10:07:44 +01:00 |
|
Julian Hammer
|
16fb39d419
|
adding 2D and 3D ports on combined load instructions
|
2020-02-05 10:07:23 +01:00 |
|
JanLJL
|
f2ae430c5d
|
small bugfix in tx2 and version update in meta data
|
2020-02-01 15:11:47 +01:00 |
|
JanLJL
|
097b92bf00
|
substitute all non-parseable chars
|
2020-01-30 23:13:00 +01:00 |
|
JanLJL
|
eeefe4ca30
|
removed possible unparseable characters from DBs
|
2020-01-30 22:33:07 +01:00 |
|
JanLJL
|
9319c4ac51
|
bugfixes and new instructions
|
2020-01-29 13:04:03 +01:00 |
|
JanLJL
|
cca9ed42a2
|
minor enhancements and bugfixes
|
2020-01-27 16:37:28 +01:00 |
|
JanLJL
|
953ec251fd
|
added new instructions and fixed false positive assignment of stores by dynamic TP/LT combination for aarch64
|
2020-01-22 21:40:11 +01:00 |
|
JanLJL
|
5cd13099ad
|
undid DB change in commits 3fb57cf555 and 2a2126228b due to wrong data
|
2020-01-22 14:35:49 +01:00 |
|
JanLJL
|
8ace1db052
|
Merge branch 'master' of github.com:RRZE-HPC/osaca
|
2020-01-17 16:56:01 +01:00 |
|
Julian Hammer
|
2a2126228b
|
added movabs
|
2020-01-17 16:47:55 +01:00 |
|
Julian Hammer
|
3fb57cf555
|
some more instructions (esp. AT&T naming)
|
2020-01-17 16:30:00 +01:00 |
|
JanLJL
|
ee6fa8f812
|
Merge branch 'master' of github.com:RRZE-HPC/osaca
|
2020-01-17 15:19:12 +01:00 |
|
JanLJL
|
5a276861b3
|
added ldur and stur
|
2020-01-17 15:16:00 +01:00 |
|
Julian Hammer
|
034c68c9c7
|
reimported models with new importer
|
2020-01-17 15:03:31 +01:00 |
|
Julian Hammer
|
bb3aac5126
|
updated movs
|
2020-01-17 12:39:19 +01:00 |
|
Julian Hammer
|
06ffa1e6b7
|
many instructions
|
2020-01-17 12:31:59 +01:00 |
|
JanLJL
|
1a089ccf76
|
adjusted test due to hidden operand dependencies
|
2020-01-17 08:13:15 +01:00 |
|
Julian Hammer
|
36acf413e3
|
added a few instructions and hidden_operands
|
2020-01-16 16:49:02 +01:00 |
|
Julian Hammer
|
91b0d27cc2
|
fixed typo in yml string template
|
2020-01-16 15:31:35 +01:00 |
|
Julian Hammer
|
48ff0bb3f3
|
added generated mov information to all intel uarchs
|
2020-01-16 15:19:46 +01:00 |
|
Julian Hammer
|
f535bd5bd8
|
also added pmovs and updated some port numbers
|
2020-01-16 15:10:41 +01:00 |
|
Julian Hammer
|
c0418d113c
|
added mov generation script
|
2020-01-16 13:28:16 +01:00 |
|
Julian Hammer
|
8c9ba08eff
|
considering port7 with simple v?mov[dq]
|
2020-01-15 14:33:45 +01:00 |
|