464 Commits

This Branch

This Branch

All Branches

Author	SHA1	Message	Date
Julian Hammer	36acf413e3	added a few instructions and hidden_operands	2020-01-16 16:49:02 +01:00
Julian Hammer	91b0d27cc2	fixed typo in yml string template	2020-01-16 15:31:35 +01:00
Julian Hammer	48ff0bb3f3	added generated mov information to all intel uarchs	2020-01-16 15:19:46 +01:00
Julian Hammer	f535bd5bd8	also added pmovs and updated some port numbers	2020-01-16 15:10:41 +01:00
Julian Hammer	32e3c1fb3e	Merge branch 'master' of github.com:RRZE-HPC/OSACA	2020-01-16 13:28:37 +01:00
Julian Hammer	c0418d113c	added mov generation script	2020-01-16 13:28:16 +01:00
Jan	aa0b636add	fixed broken build pipeline badge	2020-01-16 07:52:35 +01:00
Julian Hammer	8c9ba08eff	considering port7 with simple v?mov[dq]	2020-01-15 14:33:45 +01:00
Julian Hammer	033564cebb	traveled through the hell of v?mov[dq]	2020-01-15 14:03:32 +01:00
JanLJL	2c2e381278	supports hidden operands now (for flags or special instructions)	2020-01-14 20:54:00 +01:00
JanLJL	a6bc25708a	Merge branch 'master' of github.com:RRZE-HPC/osaca	2020-01-14 18:25:08 +01:00
JanLJL	fa632f3e47	small bugfix for mm registers	2020-01-14 18:24:00 +01:00
Julian Hammer	c1a5988599	added v?movhp[sd] and many cmp instructions	2020-01-14 15:52:28 +01:00
Julian Hammer	23272348e9	removed port 7 store agu from ivb and snb	2020-01-14 13:28:54 +01:00
Julian Hammer	cfe7b07881	late conflict merger	2020-01-14 13:20:44 +01:00
Julian Hammer	1a6d9ee5f8	added conditional moves	2020-01-14 13:11:48 +01:00
Julian Hammer	f80247991c	Merge branch 'master' of github.com:RRZE-HPC/OSACA	2020-01-14 13:10:52 +01:00
Julian Hammer	7dbddcc067	a few more instructions for csx	2020-01-14 10:51:20 +01:00
JanLJL	a3cc742a87	enhanced for dynamic ST throughput combination	2020-01-14 10:49:47 +01:00
JanLJL	917146a7df	aligned expected LT with new store latency	2020-01-14 09:31:27 +01:00
JanLJL	91676ae98f	Merge branch 'master' of github.com:RRZE-HPC/osaca	2020-01-14 09:29:44 +01:00
JanLJL	a6d72dca78	added ST throughput values	2020-01-14 09:29:40 +01:00
Julian Hammer	80af8aa106	merged conflict	2020-01-14 09:19:32 +01:00
JanLJL	43bdfc152c	fixed invalid wildcards	2020-01-14 09:04:09 +01:00
Julian Hammer	b40b075db1	added lea instructions	2020-01-13 13:27:28 +01:00
Jan	8e2c01cf57	bugfix	2020-01-13 11:20:32 +01:00
Julian Hammer	e660340522	Merge branch 'master' of github.com:RRZE-HPC/OSACA	2020-01-10 17:16:07 +01:00
Julian Hammer	94fcd9792f	lots of new instructions :)	2020-01-10 17:15:55 +01:00
JanLJL	dce0b8e753	adjusted for mem wildcards in AArch64 ISA DB	2020-01-10 14:38:17 +01:00
JanLJL	1dca9e93f7	added wildcard mode for mem addressing in ISA DB	2020-01-10 12:55:44 +01:00
JanLJL	e250f69821	added --ignore-unknown flag and major updates in x86 parser	2020-01-09 17:57:08 +01:00
JanLJL	bb7ff4d607	added more instruction forms	2020-01-09 15:18:38 +01:00
JanLJL	8567af27c7	Merge branch 'master' of github.com:RRZE-HPC/osaca	2020-01-09 13:21:45 +01:00
JanLJL	f477255e99	check for non-GAS-suffix mnemonics for instruction forms with MEM ops	2020-01-09 13:21:11 +01:00
Julian Hammer	9c9ad254df	version bump	2020-01-08 11:54:30 +01:00
JanLJL	a03edc1e17	new entry	2020-01-07 19:49:53 +01:00
JanLJL	5d55f25e4f	tiny bugfix for src_dst operands	2020-01-07 19:42:13 +01:00
JanLJL	7a01a02b43	tiny update in port model	2019-12-20 16:23:18 +01:00
JanLJL	7c1dc83658	bugfix	2019-12-19 18:54:47 +01:00
JanLJL	35d2762468	enhanced dynamic combine of LD and arithmetic instr	2019-12-19 18:50:48 +01:00
Julian Hammer	24f518808e	fixed matching of section type descriptors	2019-12-19 12:02:14 +01:00
JanLJL	e48f5cbce7	Merge branch 'master' of github.com:RRZE-HPC/osaca	2019-12-18 16:59:10 +01:00
JanLJL	bfdbdede93	added default load tp in new HW model	2019-12-18 16:58:34 +01:00
JanLJL	11f91fe9e1	added default load TP and relocation in identifier	2019-12-18 16:56:20 +01:00
Julian Hammer	1c416f5380	broadened scope of assembler identifiers	2019-12-17 14:53:59 +01:00
Julian Hammer	74629b7c49	Merge branch 'master' of github.com:RRZE-HPC/OSACA	2019-12-17 12:21:10 +01:00
Julian Hammer	da00b72545	fixed argument check for architecture	2019-12-17 12:06:31 +01:00
JanLJL	23d270f005	changed from dict DB back to list DB for now	2019-12-16 18:25:27 +01:00
Julian Hammer	e0486751e7	allowing for comment in marker; dev version bump	2019-12-13 17:38:35 +01:00
JanLJL	00c6400208	performance enhancement by removing unnecessary DB parsings	2019-12-02 15:39:59 +01:00